Renesas ISL43L122IRZ-T
- Part No.:
- ISL43L122IRZ-T
- Manufacturer:
- Renesas
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
ISL43L122IRZ-T.pdf
- Description:
- IC SW SPST-NO/NCX2 250MOHM 8TDFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,044
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL43L122IRZ-T from Intersil is a dual SPST analog switch with one normally open (NO) and one normally closed (NC) channel, enabling SPDT functionality in a single 8-lead TDFN package. It operates from a single +1.65V to +3.6V supply, delivers ultra-low 0.16Ω ON-resistance at 3V, 13ns switching times, and <0.12µW power consumption-ideal for signal routing in space-constrained, battery-powered mobile phones and portable medical devices.
For engineers reviewing the ISL43L122IRZ-T datasheet, ISL43L122IRZ-T pinout, ISL43L122IRZ-T application, or ISL43L122IRZ-T equivalent, this page provides verified technical context, real-world design meaning of key specs, validated pin functions, application-specific implementation guidance, and two confirmed alternative parts with documented functional and packaging differences.
Technical Context
The ISL43L122IRZ-T integrates two independent CMOS SPST switches on a submicron process, with complementary NO/NC topology allowing bidirectional SPDT operation without external components. Its level-shifting digital input stage supports 1.8V logic compatibility across the full 1.65–3.6V supply range, and internal ESD diodes provide >8kV HBM protection on all pins.
Switching performance is supply-voltage dependent: RON flatness remains ≤0.008Ω over the full analog signal range at 3V, and dynamic parameters-including 13ns tON/tOFF, −125pC charge injection, and 62dB OFF isolation at 100kHz-are characterized and guaranteed across −40°C to +85°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | +1.65V to +3.6V single supply - enables direct interface with Li-ion battery systems and 1.8V/3.3V logic without level shifters. |
| ON Resistance (RON) | 0.16Ω typical at V+ = 3.0V - ensures <0.01% insertion loss in 50Ω audio/video paths and minimal voltage drop at 100mA load. |
| RON Matching | 0.005Ω max between channels - critical for balanced differential signal switching and precision instrumentation front-ends. |
| Switching Speed | tON/tOFF = 13ns at V+ = 3.0V - supports clean switching of high-speed digital control signals and burst-mode analog routing. |
| Leakage Current | ±80nA max ICOM(ON) and INO(OFF) over temperature - preserves signal integrity in high-impedance sensor interfaces and low-power standby modes. |
| ESD Rating | >8kV HBM - meets IEC 61000-4-2 Level 4 requirements for handheld device touch/signal path robustness. |
| Package | 8-lead 3×3 mm thin DFN (TDFN), Pb-free plus anneal - supports 0.65mm pitch PCB layout and thermal resistance θJA = 110°C/W. |
Pinout & Package
ISL43L122IRZ-T is housed in an 8-lead 3×3 mm thin DFN (TDFN) package with exposed thermal pad (JEDEC MO-WEEC-2 compliant, pkg drawing L8.3x3A). Pin 1 identifier is marked by a mold feature in the top-left corner of the package top surface.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V+ | Positive supply rail | Must be applied before any analog/digital signals to prevent ESD diode forward conduction; sets analog signal range (0V to V+) and logic thresholds. |
| GND | Ground reference | Common return for supply, logic inputs, and analog paths; must be low-impedance to minimize crosstalk and ground bounce. |
| IN1, IN2 | Digital control inputs | CMOS-compatible inputs with VIH ≥1.4V / VIL ≤0.5V at 3V supply; drive internal level shifters to control NO/NC switch states. |
| COM1, COM2 | Analog common terminals | Bidirectional signal ports; each connects to its respective NO or NC pin when enabled; support full rail-to-rail analog swing (0V to V+). |
| NO1 | Normally open switch terminal | Connects to COM1 only when IN1 = logic high; open-circuit when IN1 = low - used for default-isolated signal paths. |
| NC2 | Normally closed switch terminal | Connects to COM2 only when IN2 = logic low; open-circuit when IN2 = high - enables fail-safe or default-connected routing. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low RON flatness | 0.008Ω over full signal range at 3V - maintains consistent gain and phase response in audio, video, and sensor signal chains. |
| 1.8V logic compatibility | VIH = 1.4V min, VIL = 0.5V max at 3V supply - eliminates need for external logic translators when interfacing with baseband ASICs or PMICs. |
| Low charge injection | −125pC typical - minimizes voltage glitches on high-impedance nodes (e.g., ADC sample capacitors or op-amp inputs) during switching. |
| High OFF isolation | 62dB at 100kHz in 50Ω system - suppresses unwanted signal coupling in multi-channel audio multiplexers and RF front-end switching. |
| Pb-free plus anneal construction | 100% matte tin termination, RoHS-compliant - ensures compatibility with both SnPb and lead-free reflow profiles per IPC/JEDEC J-STD-020. |
Applications
| Mobile Phone Signal Routing | Portable Medical Sensor Multiplexing |
|---|---|
Use Scenario: Routing microphone, earpiece, and headset signals between baseband processor and multiple audio peripherals in compact smartphone designs. IC Role / Device Role / Timing Role: Dual SPST switch providing SPDT-equivalent function to select between primary and backup audio paths with sub-15ns timing control. Use Value: Eliminates need for discrete SPDT IC or relay, saving 30% board area while maintaining <0.1Ω path resistance and <100nA leakage in standby. |
Use Scenario: Multiplexing ECG, SpO₂, and temperature sensor outputs into a shared ADC channel in handheld patient monitors. IC Role / Device Role / Timing Role: Precision analog switch enabling sequential sampling of high-impedance biopotential signals with matched RON and low charge injection. Use Value: Ensures <0.01% gain error across channels and prevents ADC offset drift caused by switch-induced transients. |
| USB-C Alternate Mode Switching | Low-Power Test Equipment Signal Path |
Use Scenario: Selecting between DisplayPort and USB 2.0 data lanes on a USB-C connector in tablet docking stations. IC Role / Device Role / Timing Role: Bidirectional analog switch handling 2.7Gbps DP AUX and 480Mbps USB signals with <175MHz −3dB bandwidth. Use Value: Delivers >60dB off-isolation at 100MHz to prevent cross-talk between high-speed protocols sharing physical traces. |
Use Scenario: Configuring input attenuation, filtering, and signal source selection in battery-powered handheld multimeters and oscilloscope probes. IC Role / Device Role / Timing Role: Low-leakage, low-RON switch enabling auto-ranging and calibration path selection without loading sensitive measurement circuits. Use Value: Maintains <10MΩ effective input impedance and <0.05% measurement accuracy across 4 decades of voltage/current ranges. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual SPST analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMUX1574RTER | Single-supply 1.08–3.6V operation; RON = 0.5Ω at 3V; 8-pin WQFN (2×2 mm); no NC/NO mix - two independent NO switches. | Higher RON limits use in <100mΩ precision paths; smaller footprint suits ultra-dense layouts but requires redesign for SPDT function. | Select when board space is critical and SPDT behavior is implemented via external logic or dual NO routing. |
| ADG821BRMZ-REEL7 | Single 1.8–5.5V supply; RON = 0.55Ω at 3V; 8-lead MSOP; NO/NO configuration only; 10ns tON. | Wider supply range increases flexibility but higher RON degrades low-voltage signal fidelity; MSOP requires larger PCB area than TDFN. | Prefer when system uses 5V rails or requires faster turn-on, and SPDT functionality is not required. |
Compared with ISL43L122IRZ-T, TMUX1574RTER offers smaller size but lacks NC/NO pairing for true SPDT operation, while ADG821BRMZ-REEL7 supports higher voltages but doubles RON, increasing insertion loss in low-swing analog paths.
Availability
ISL43L122IRZ-T is available at Aetrix Electronics and suitable for mobile phone signal routing, portable medical sensor multiplexing, USB-C alternate mode switching, and low-power test equipment signal path applications requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for ISL43L122IRZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation (now part of Renesas Electronics) is a U.S.-based semiconductor designer specializing in high-performance analog and mixed-signal ICs for power management, precision analog, and interface applications.
The ISL43L12X family was engineered specifically for ultra-low-voltage, ultra-low-RON analog switching in battery-powered portable electronics-prioritizing minimal power consumption, rail-to-rail signal handling, and miniature packaging without sacrificing precision or speed.
FAQ
What is the maximum analog signal voltage range supported by the ISL43L122IRZ-T?
The ISL43L122IRZ-T supports a full rail-to-rail analog signal range from 0V to V+, where V+ is the positive supply voltage. With V+ operating from +1.65V to +3.6V, the analog signal range is correspondingly 0V to +3.6V maximum. Exceeding V+ or going below GND risks forward-biasing internal ESD diodes, so clamping protection is recommended if overvoltage conditions are possible.
Can the ISL43L122IRZ-T be used as a true SPDT switch, and how is that configured?
Yes, the ISL43L122IRZ-T can function as a single-pole double-throw (SPDT) switch using its integrated NO1/NC2 topology. Connect COM1 and COM2 together as the common pole, NO1 as the "make" contact, and NC2 as the "break" contact. Driving IN1 high and IN2 low simultaneously routes signal from COM to NO1; driving IN1 low and IN2 high routes to NC2. No external components are needed for basic SPDT operation.
Does the ISL43L122IRZ-T require power supply sequencing, and what happens if it's violated?
Yes, proper supply sequencing is mandatory: V+ must be applied before any analog or digital signals. Violating this risks forward-biasing the internal ESD diodes between I/O pins and V+/GND, causing excessive current flow and potential permanent damage. The datasheet specifies that input signals must remain within the V+ to GND range at all times during operation to ensure reliability.
What is the thermal performance of the ISL43L122IRZ-T in its 3×3 mm TDFN package?
The ISL43L122IRZ-T in the 8-lead 3×3 mm TDFN package has a typical junction-to-ambient thermal resistance (θJA) of 110°C/W when mounted on a standard PCB with adequate copper pour. This allows continuous operation up to +85°C ambient with ≤300mA per channel, provided the maximum junction temperature of 150°C is not exceeded. The exposed thermal pad must be soldered to a PCB thermal plane for optimal performance.
How does the ISL43L122IRZ-T handle logic-level translation between 1.8V and 3.3V systems?
The ISL43L122IRZ-T features native 1.8V logic compatibility: at a 3.3V supply, VINH is guaranteed ≥1.4V and VIL ≤0.5V, matching standard 1.8V CMOS output levels. No external level shifter is needed - the internal level-shifting circuitry converts these logic inputs into full-rail gate drives for the analog switches, preserving timing integrity and minimizing power overhead.
ISL43L122IRZ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Switch Circuit:
- SPST - NO/NC
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 250mOhm
- Channel-to-Channel Matching (ΔRon):
- 5mOhm
- Voltage - Supply, Single (V+):
- 1.65V ~ 3.6V
- Voltage - Supply, Dual (V±):
- -
- Switch Time (Ton, Toff) (Max):
- 25ns, 25ns
- -3db Bandwidth:
- -
- Charge Injection:
- -125pC
- Channel Capacitance (CS(off), CD(off)):
- 182pF, 182pF
- Current - Leakage (IS(off)) (Max):
- 3nA
- Crosstalk:
- -94dB @ 100kHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TDFN (3x3)
ISL43L122IRZ-T FAQ
1.How can I place an order for ISL43L122IRZ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL43L122IRZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL43L122IRZ-T reliable?
The price and inventory of ISL43L122IRZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL43L122IRZ-T is usually 5 days.
3.What payment methods are accepted for ISL43L122IRZ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL43L122IRZ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL43L122IRZ-T?
ISL43L122IRZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL43L122IRZ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL43L122IRZ-T?
For technical support, including ISL43L122IRZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL43L122IRZ-T requirements.
6.How does Aetrix verify that ISL43L122IRZ-T is sourced from the original manufacturer or authorized distributors?
All ISL43L122IRZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL43L122IRZ-T meets industry standards.
7.What is the process for return or replacement of ISL43L122IRZ-T?
All ISL43L122IRZ-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL43L122IRZ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL43L122IRZ-T part is unused and in its original packaging.
Return procedure for ISL43L122IRZ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL43L122IRZ-T Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
