Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Power Supply Controllers, Monitors

Renesas ISL6127IRZA-T

Name: ISL6127IRZA-T
Brand: Renesas
SKU: ISL6127IRZA-T
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ISL6127IRZA-T

Manufacturer:: Renesas

Category:: Power Supply Controllers, Monitors

Package:: 24-VFQFN Exposed Pad

Datasheet:: ISL6127IRZA-T.pdf

Description:: IC POWER SUPPLY SEQUENCER 24QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,361

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ISL6127IRZA-T from Renesas Electronics (formerly Intersil) is a pre-programmed 4-channel power-supply sequencer with A-B-C-D turn-on and D-C-B-A turn-off order, integrated charge-pump gate drivers (VDD +5.3V), undervoltage lockout monitoring on all four rails, and a 160ms RESET delay. It operates from 1.5V to 5.5V supply voltage and targets FPGA/ASIC/microprocessor multi-rail power sequencing in graphics cards and telecom systems.

For engineers reviewing the ISL6127IRZA-T datasheet, ISL6127IRZA-T pinout, ISL6127IRZA-T application, or ISL6127IRZA-T equivalent, key selection criteria include its fixed ABCD/DCBA sequence logic, absence of external timing capacitors for sequencing, 24-lead QFN package, 0.633V UVLO reference, and compatibility with external N-channel MOSFETs for rail control.

Technical Context

The ISL6127IRZA-T implements a hardwired sequencing state machine: turn-on begins only after all four UVLO inputs (UVLO_A–D) and ENABLE are valid for 10ms, then GATE_A ramps first, followed by GATE_B once GATE_A reaches ~VDD+4V, then GATE_C and GATE_D in strict cascade. Turn-off follows reverse D-C-B-A order with sub-millisecond unloaded timing.

No external DLY_ON/DLY_OFF capacitors are required-sequencing delay is internally fixed and non-adjustable. Each GATE output delivers 1.1µA turn-on current and sinks 88mA during fault shutdown, while RESET asserts low within 30µs of any UVLO violation and releases high 160ms after final GATE reaches VDD+5.3V.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	1.5V to 5.5V - supports bias from core logic rails including 1.8V, 2.5V, 3.3V, and 5V systems without auxiliary supplies.
UVLO Threshold	633mV ±14mV - precise internal reference enables accurate rail monitoring down to 0.7V input via external resistor dividers.
GATE Drive Voltage	VDD +5.3V - charge-pump output ensures full enhancement of standard N-channel MOSFETs regardless of VDD level.
RESET Delay	160ms after last GATE reaches VDD+5.3V - provides stable power-rail settling time before system reset release.
Sequencing Order	A-B-C-D turn-on / D-C-B-A turn-off - factory-programmed, no external capacitor timing required.
Operating Temperature	-40°C to +85°C - qualified for industrial and telecom infrastructure environments.
Package	24-lead 4×4mm QFN - surface-mount footprint with exposed thermal pad for efficient heat dissipation in dense PCB layouts.

Pinout & Package

ISL6127IRZA-T uses a 24-lead 4×4mm QFN package (Pb-free, RoHS-compliant) with exposed EPAD for thermal management. Pin functions are defined per datasheet FN9005 Rev 1.00, Page 3 (ISL6127 top view) and Page 4 (pin descriptions).

Pin/Terminal	Circuit Role	Design Meaning
ENABLE_1	Sequencing Enable Input	Active-low enable that initiates A-B-C-D ramp-up after 10ms UVLO stabilization; deassertion triggers D-C-B-A shutdown.
GATE_A–GATE_D	N-Channel MOSFET Gate Drivers	Charge-pump outputs delivering VDD+5.3V to drive external high-side NFETs; each sinks 88mA during fault latch-off.
UVLO_A–UVLO_D	Undervoltage Monitoring Inputs	Accept resistor-divided rail voltages referenced to 0.633V internal threshold; filtered against <30µs transients.
DLY_ON_A–DLY_ON_D	No-connect (NC)	Not used - sequencing timing is internal and fixed; pins must be left unconnected or tied to GND per datasheet.
DLY_OFF_A–DLY_OFF_D	No-connect (NC)	Not used - turn-off sequence is internally controlled; pins must be left unconnected or tied to GND.
RESET	System Reset Output	Open-drain output asserting low during UVLO fault or ENABLE deassertion; releases high 160ms after final GATE stabilizes.
SYSRST	System Reset I/O	Multi-function pin: pulls low on UVLO fault (output), or forces immediate global latch-off when driven low (input); supports daisy-chaining.
VDD, GND, EPAD	Power & Ground	VDD accepts 1.5–5.5V; GND and EPAD provide return path - EPAD must be soldered to PCB ground plane for thermal and electrical integrity.

Key Features

Feature	Design Value
Pre-programmed A-B-C-D / D-C-B-A sequencing	Eliminates external timing capacitors and associated layout sensitivity, reducing BOM count and timing variance across production units.
VDD+5.3V charge-pump gate drive	Ensures robust turn-on of standard N-channel MOSFETs even when VDD is as low as 1.5V, avoiding need for level-shifters or P-channel devices.
Four independent UVLO monitors	Each rail validated against 0.633V reference with 10mV hysteresis and 30µs glitch immunity, enabling reliable fault detection in noisy power environments.
160ms RESET assertion delay	Guarantees sufficient time for all downstream rails to stabilize before releasing system reset, preventing premature processor boot or configuration errors.
Open-drain SYSRST with daisy-chain capability	Enables coordinated shutdown across multiple ISL612X sequencers using a single kill-switch signal, critical for redundant or modular power systems.

Applications

Graphics Card Power Sequencing	FPGA/Microprocessor Multi-Rail Startup
Use Scenario: Sequencing GPU core, memory, I/O, and auxiliary rails in discrete graphics cards where strict voltage ramp order prevents latch-up or damage. IC Role / Device Role / Timing Role: ISL6127IRZA-T acts as the master sequencing controller, enforcing A-B-C-D turn-on (e.g., 12V → 5V → 3.3V → 1.8V) and reverse D-C-B-A shutdown to match GPU power domain dependencies. Use Value: Eliminates manual capacitor tuning and reduces design iteration cycles - fixed sequence ensures consistent behavior across all units without calibration.	Use Scenario: Powering Xilinx or Intel FPGAs requiring precise sequencing of VCCINT, VCCAUX, VCCO, and VCCPD rails during cold start and hot reset. IC Role / Device Role / Timing Role: ISL6127IRZA-T replaces discrete logic and RC networks by providing deterministic, repeatable sequencing with built-in UVLO validation per rail. Use Value: Guarantees 160ms RESET hold-off after final rail stabilization, satisfying FPGA configuration timing requirements and preventing bitstream corruption.
Telecom Line Card Sequencing	Network Router Power Management
Use Scenario: Managing power domains in carrier-grade line cards with mixed 3.3V, 2.5V, 1.8V, and 1.2V supplies feeding SERDES, PHY, and control logic. IC Role / Device Role / Timing Role: ISL6127IRZA-T serves as the centralized sequencer, using its four UVLO inputs to validate each rail before enabling the next stage in the A-B-C-D chain. Use Value: Internal charge pump drives NFETs directly - no external gate drivers needed, saving board space and simplifying thermal design in air-cooled chassis.	Use Scenario: Coordinating startup of CPU, switch fabric, packet buffer, and management controller supplies in modular network routers. IC Role / Device Role / Timing Role: ISL6127IRZA-T provides synchronized, fault-aware sequencing with SYSRST daisy-chaining to ensure all line cards power up in lockstep. Use Value: Open-drain RESET and SYSRST outputs interface cleanly with FPGA-based system managers and support hot-swap compliance without additional level-shifting.

Graphics Card Power Sequencing

FPGA/Microprocessor Multi-Rail Startup

Use Scenario: Sequencing GPU core, memory, I/O, and auxiliary rails in discrete graphics cards where strict voltage ramp order prevents latch-up or damage.

IC Role / Device Role / Timing Role: ISL6127IRZA-T acts as the master sequencing controller, enforcing A-B-C-D turn-on (e.g., 12V → 5V → 3.3V → 1.8V) and reverse D-C-B-A shutdown to match GPU power domain dependencies.

Use Value: Eliminates manual capacitor tuning and reduces design iteration cycles - fixed sequence ensures consistent behavior across all units without calibration.

Use Scenario: Powering Xilinx or Intel FPGAs requiring precise sequencing of VCCINT, VCCAUX, VCCO, and VCCPD rails during cold start and hot reset.

IC Role / Device Role / Timing Role: ISL6127IRZA-T replaces discrete logic and RC networks by providing deterministic, repeatable sequencing with built-in UVLO validation per rail.

Use Value: Guarantees 160ms RESET hold-off after final rail stabilization, satisfying FPGA configuration timing requirements and preventing bitstream corruption.

Telecom Line Card Sequencing

Network Router Power Management

Use Scenario: Managing power domains in carrier-grade line cards with mixed 3.3V, 2.5V, 1.8V, and 1.2V supplies feeding SERDES, PHY, and control logic.

IC Role / Device Role / Timing Role: ISL6127IRZA-T serves as the centralized sequencer, using its four UVLO inputs to validate each rail before enabling the next stage in the A-B-C-D chain.

Use Value: Internal charge pump drives NFETs directly - no external gate drivers needed, saving board space and simplifying thermal design in air-cooled chassis.

Use Scenario: Coordinating startup of CPU, switch fabric, packet buffer, and management controller supplies in modular network routers.

IC Role / Device Role / Timing Role: ISL6127IRZA-T provides synchronized, fault-aware sequencing with SYSRST daisy-chaining to ensure all line cards power up in lockstep.

Use Value: Open-drain RESET and SYSRST outputs interface cleanly with FPGA-based system managers and support hot-swap compliance without additional level-shifting.

Equivalent & Alternatives

The following parts are listed as comparable options for similar power-supply sequencing applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ISL6124IRZA-T	Adjustable sequencing via external DLY_ON/DLY_OFF capacitors; active-low ENABLE; same 24-QFN package and UVLO architecture.	Used where variable sequencing delays or custom turn-on/turn-off orders are required - not drop-in compatible due to capacitor dependency.	Select ISL6124IRZA-T if timing flexibility outweighs cost and layout simplicity; ISL6127IRZA-T is preferred for volume production with fixed sequence.
TPS65286RTVR	TI dual-buck + sequencer IC with integrated power stages; 3.3V/1.8V outputs; no external FETs required; different pinout and control interface.	Targets compact, low-power applications like embedded processors - lacks 4-channel independent UVLO and programmable gate drive.	Choose TPS65286RTVR only for space-constrained designs needing integrated regulation; ISL6127IRZA-T remains optimal for high-current, discrete-FET multi-rail systems.

Compared with ISL6124IRZA-T, ISL6127IRZA-T trades timing adjustability for lower component count and guaranteed repeatability; compared with TPS65286RTVR, it offers higher drive strength, rail independence, and broader input voltage support but requires external MOSFETs and passive components.

Availability

ISL6127IRZA-T is available at Aetrix Electronics and suitable for graphics card power sequencing, FPGA/microprocessor multi-rail startup, and telecom line card sequencing requiring stable component supply and long-term industrial availability.

Supply support for ISL6127IRZA-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Renesas Electronics Corporation is a global semiconductor leader formed from the merger of Renesas Technology and NEC Electronics, specializing in microcontrollers, analog, power management, and timing solutions.

The ISL6127IRZA-T belongs to the ISL612X family of intelligent power sequencers designed specifically for deterministic, fault-tolerant multi-rail power-up and power-down in high-reliability computing and communications equipment.

FAQ

What is the sequencing behavior of the ISL6127IRZA-T during power-up and power-down?

The ISL6127IRZA-T executes a fixed A-B-C-D turn-on sequence: GATE_A ramps first, then GATE_B starts only after GATE_A reaches ~VDD+4V, followed by GATE_C and GATE_D in strict cascade. During shutdown, it performs D-C-B-A turn-off with sub-millisecond unloaded timing. No external capacitors are needed - the sequence and inter-stage delay are factory-programmed and non-adjustable. This behavior is confirmed in FN9005 Rev 1.00, Pages 7–8 and Figure 15.

Does the ISL6127IRZA-T require external timing capacitors for sequencing?

No, the ISL6127IRZA-T does not require external DLY_ON or DLY_OFF capacitors. Its A-B-C-D turn-on and D-C-B-A turn-off sequencing is implemented with internal timing logic and fixed delays. DLY_ON_A through DLY_ON_D and DLY_OFF_A through DLY_OFF_D pins are NC (no-connect) and must be left unconnected or tied to GND per datasheet FN9005 Rev 1.00, Page 3. This eliminates capacitor tolerance drift and simplifies layout versus adjustable variants like ISL6124IRZA-T.

What is the maximum gate drive voltage provided by the ISL6127IRZA-T?

The ISL6127IRZA-T provides a charge-pumped gate drive voltage of VDD +5.3V, with VGATEh = VDD +5.0V (for VDD <2V) or VDD +5.3V (for VDD >2V), as specified in FN9005 Rev 1.00, Page 6. This ensures full enhancement of standard N-channel MOSFETs across the full 1.5V–5.5V VDD operating range, eliminating the need for external level shifters or P-channel devices in high-side switching configurations.

How does the ISL6127IRZA-T handle undervoltage faults during operation?

Upon detection of any UVLO input falling below 633mV for longer than 30µs, the ISL6127IRZA-T immediately pulls RESET and SYSRST low and simultaneously sinks 88mA on all four GATE outputs to force rapid, unconditional shutdown of all external MOSFETs. This fault response is hardware-based and occurs independently of software or external controllers, ensuring deterministic safety-critical behavior as documented in FN9005 Rev 1.00, Page 7 and Section "Descriptions and Operation".

Can multiple ISL6127IRZA-T devices be cascaded for more than four power rails?

Yes, multiple ISL6127IRZA-T devices can be cascaded using the SYSRST pin: connecting SYSRST of one device to ENABLE_1 of the next enables synchronized, multi-stage sequencing. When the first device detects a fault or completes its sequence, it drives SYSRST low or high to trigger the next stage. This daisy-chain capability is explicitly supported and described in FN9005 Rev 1.00, Page 1 and Section "Descriptions and Operation", enabling infinite rail expansion with deterministic inter-device timing.

ISL6127IRZA-T Specifications

Product attributes: Attribute value

Manufacturer:: Renesas

Series:: -

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Programmable:: Not Verified

Applications:: Power Supply Sequencer

Voltage - Input:: -

Voltage - Supply:: 1.5V ~ 5.5V

Current - Supply:: 200 µA

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 24-QFN (4x4)

ISL6127IRZA-T FAQ

1.How can I place an order for ISL6127IRZA-T through Aetrix?

Please submit a Request for Quotation (RFQ) for ISL6127IRZA-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ISL6127IRZA-T reliable?

The price and inventory of ISL6127IRZA-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6127IRZA-T is usually 5 days.

3.What payment methods are accepted for ISL6127IRZA-T?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6127IRZA-T transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ISL6127IRZA-T?

ISL6127IRZA-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ISL6127IRZA-T order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ISL6127IRZA-T?

For technical support, including ISL6127IRZA-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6127IRZA-T requirements.

6.How does Aetrix verify that ISL6127IRZA-T is sourced from the original manufacturer or authorized distributors?

All ISL6127IRZA-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6127IRZA-T meets industry standards.

7.What is the process for return or replacement of ISL6127IRZA-T?

All ISL6127IRZA-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL6127IRZA-T, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ISL6127IRZA-T part is unused and in its original packaging.

Return procedure for ISL6127IRZA-T:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…