Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Power Supply Controllers, Monitors

Renesas ISL6128IRZA-T

Name: ISL6128IRZA-T
Brand: Renesas
SKU: ISL6128IRZA-T
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ISL6128IRZA-T

Manufacturer:: Renesas

Category:: Power Supply Controllers, Monitors

Package:: 24-VFQFN Exposed Pad

Datasheet:: ISL6128IRZA-T.pdf

Description:: IC POWER SUPPLY SEQUENCER 24QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,360

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ISL6128IRZA-T from Intersil is a 4-channel programmable power-supply sequencer with dual-group redundancy architecture, designed to control turn-on/turn-off sequencing of two independent 2-rail voltage domains (A/B and C/D). It features dual ENABLE inputs, dual RESET outputs, 1.5V–5.5V bias operation, VDD+5.3V charge-pump gate drive, and undervoltage lockout monitoring on all four rails - used in FPGA/microprocessor power systems requiring fault-isolated sequencing.

For engineers reviewing the ISL6128IRZA-T datasheet, ISL6128IRZA-T pinout, ISL6128IRZA-T application, or ISL6128IRZA-T equivalent, key selection criteria include dual-group fault containment, independent enable/reset per group, adjustable sequencing delay via external capacitors, and compatibility with low-voltage (1.5V) bias supplies in high-reliability embedded power systems.

Technical Context

The ISL6128IRZA-T implements a dual-group architecture where channels A/B form one controlled domain and C/D form another, each with dedicated ENABLE_1/ENABLE_2 and RESET/RESET_2 I/O. All four UVLO inputs must be satisfied before sequencing begins, but a fault in one group (e.g., UVLO_A violation) only pulls down GATE_A/GATE_B and RESET, leaving the C/D group fully operational.

Sequencing timing is set by external capacitors on DLY_ON_X and DLY_OFF_X pins, charged by precision 1µA current sources to a 1.266V threshold; gate drive uses an internal micropower 7× charge pump delivering VDD+5.3V to drive external N-channel MOSFETs, supporting soft-start ramp control and glitch-immune operation down to 1V VDD.

Key Specifications

Parameter	Value and Actual Design Meaning
VDD Range	1.5V to 5.5V - enables direct bias from low-voltage system rails without auxiliary LDO.
Gate Drive Voltage	VDD + 5.3V - sufficient headroom to fully enhance standard logic-level N-channel MOSFETs across full VDD range.
UVLO Threshold	633 mV ±14 mV - precise internal reference allows accurate rail monitoring using simple resistor dividers.
DLY Current Source	1.0 µA ±8% - enables predictable, temperature-stable sequencing delays (e.g., 1.3s per µF) via external capacitor.
Reset Delay	160 ms after final GATE reaches VQP - ensures output voltage stabilization before system release.
Operating Temp	-40°C to +85°C - qualified for industrial and telecom infrastructure environments.
Package	24-lead 4×4 mm QFN - compact footprint with exposed pad for thermal management in dense PCB layouts.

Pinout & Package

ISL6128IRZA-T is housed in a 24-lead, 4 mm × 4 mm, 0.5 mm pitch Pb-free QFN package (PKG DWG # L24.4x4) with exposed thermal pad. Pin functions are validated per FN9005 Rev 1.00 datasheet Figure 3 (ISL6128 top view) and Pin Descriptions (Page 4).

Pin/Terminal	Circuit Role	Design Meaning
VDD (23)	IC Bias Supply	Accepts 1.5V–5.5V input; powers internal logic, charge pump, and timing circuits.
GND (10)	Ground Reference	Primary signal return; EPAD serves as secondary thermal/ground path.
ENABLE_1 (1)	Group A/B Enable Input	Active-low input initiating sequencing for channels A and B; requires 10ms UVLO stability before activation.
ENABLE_2 (11)	Group C/D Enable Input	Active-low input initiating sequencing for channels C and D; independent restart capability after group fault.
RESET (24)	Group A/B Reset Output	Open-drain output asserting low for 160ms after GATE_A/GATE_B reach VQP; pulled low during UVLO fault in A/B group.
RESET_2 (9)	Group C/D Reset Output	Open-drain output mirroring RESET behavior for C/D group; unaffected by A/B group faults.
UVLO_A–D (20,12,17,14)	Rail Monitoring Inputs	Each references internal 0.633V; supports programmable undervoltage detection via external resistor dividers.
GATE_A–D (2,5,6,7)	External FET Gate Drivers	Charge-pump outputs driving N-MOSFET gates to VDD+5.3V; provide soft-start current limiting (1.1 µA typical).
DLY_ON_A–D (21,8,16,15)	Turn-On Timing Control	Capacitor-connected nodes charged by 1µA source to 1.266V threshold; determines per-channel ramp delay.
DLY_OFF_A–D (18,13,3,4)	Turn-Off Timing Control	Identical function to DLY_ON but for shutdown sequence; no 10ms enable lockout delay on deassertion.
SYSRST (22)	System Reset I/O	Multi-function pin: input for unconditional latch-off; output for cascaded fault propagation across multiple sequencers.

Key Features

Feature	Design Value
Dual independent sequencing groups	Enables fault containment: UVLO fault in A/B group disables only GATE_A/GATE_B and RESET, preserving C/D group operation.
Two dedicated ENABLE inputs	Allows staggered or conditional activation of each 2-rail group - e.g., enable A/B at power-up, C/D only after FPGA configuration completes.
Two isolated RESET outputs	Permits separate reset signaling to different subsystems (e.g., processor core vs. I/O bank), eliminating single-point failure dependency.
VDD+5.3V charge-pump gate drive	Ensures full enhancement of standard N-channel MOSFETs without external boost circuitry, reducing BOM count and layout area.
Glitch-immune UVLO with 30 µs filter	Rejects transient supply dips shorter than 30 µs, preventing false shutdowns in noisy industrial or telecom power environments.

Applications

FPGA Power Domain Sequencing	Redundant Telecom Power System
Use Scenario: Sequencing 12V/3.3V/1.8V/1.2V rails for Xilinx Kintex-7 FPGA with separate core, auxiliary, and transceiver banks. IC Role / Device Role / Timing Role: ISL6128IRZA-T controls dual-group ramp-up: Group A/B (core + auxiliary) first, then Group C/D (transceiver + I/O) - enforcing strict voltage ordering and isolation. Use Value: Prevents latch-up or configuration corruption by ensuring transceiver rails power only after stable core voltage, while allowing independent recovery if transceiver rail fails.	Use Scenario: Dual 48V-to-3.3V/2.5V DC-DC modules feeding redundant CPU and memory subsystems in 5G baseband unit. IC Role / Device Role / Timing Role: ISL6128IRZA-T manages Group A/B for primary module and Group C/D for backup module, with independent ENABLE and RESET per path. Use Value: Enables seamless failover: if primary module UVLO triggers, only its GATEs and RESET assert - backup remains active and ready for immediate switchover.
Industrial PLC Controller Board	High-Availability Network Switch
Use Scenario: Powering ARM Cortex-A9 SoC (1.1V core, 3.3V I/O) and isolated CAN/RS-485 PHYs (5V, 3.3V) on modular controller board. IC Role / Device Role / Timing Role: ISL6128IRZA-T assigns SoC rails to Group A/B and PHY rails to Group C/D, with separate ENABLE_2 triggered by watchdog timeout. Use Value: Guarantees safe power-down of communication interfaces before SoC reset, preventing bus contention or data corruption during brownout recovery.	Use Scenario: Sequencing 12V/5V/3.3V/1.8V supplies for switch ASIC, packet buffer memory, SerDes lanes, and management MCU in Layer-3 switch. IC Role / Device Role / Timing Role: ISL6128IRZA-T groups ASIC + memory (A/B) and SerDes + MCU (C/D), with RESET_2 tied to hot-swap controller for graceful link shutdown. Use Value: Allows independent firmware update of management MCU without disrupting data-plane ASIC sequencing, improving service uptime and field upgrade safety.

FPGA Power Domain Sequencing

Redundant Telecom Power System

Use Scenario: Sequencing 12V/3.3V/1.8V/1.2V rails for Xilinx Kintex-7 FPGA with separate core, auxiliary, and transceiver banks.

IC Role / Device Role / Timing Role: ISL6128IRZA-T controls dual-group ramp-up: Group A/B (core + auxiliary) first, then Group C/D (transceiver + I/O) - enforcing strict voltage ordering and isolation.

Use Value: Prevents latch-up or configuration corruption by ensuring transceiver rails power only after stable core voltage, while allowing independent recovery if transceiver rail fails.

Use Scenario: Dual 48V-to-3.3V/2.5V DC-DC modules feeding redundant CPU and memory subsystems in 5G baseband unit.

IC Role / Device Role / Timing Role: ISL6128IRZA-T manages Group A/B for primary module and Group C/D for backup module, with independent ENABLE and RESET per path.

Use Value: Enables seamless failover: if primary module UVLO triggers, only its GATEs and RESET assert - backup remains active and ready for immediate switchover.

Industrial PLC Controller Board

High-Availability Network Switch

Use Scenario: Powering ARM Cortex-A9 SoC (1.1V core, 3.3V I/O) and isolated CAN/RS-485 PHYs (5V, 3.3V) on modular controller board.

IC Role / Device Role / Timing Role: ISL6128IRZA-T assigns SoC rails to Group A/B and PHY rails to Group C/D, with separate ENABLE_2 triggered by watchdog timeout.

Use Value: Guarantees safe power-down of communication interfaces before SoC reset, preventing bus contention or data corruption during brownout recovery.

Use Scenario: Sequencing 12V/5V/3.3V/1.8V supplies for switch ASIC, packet buffer memory, SerDes lanes, and management MCU in Layer-3 switch.

IC Role / Device Role / Timing Role: ISL6128IRZA-T groups ASIC + memory (A/B) and SerDes + MCU (C/D), with RESET_2 tied to hot-swap controller for graceful link shutdown.

Use Value: Allows independent firmware update of management MCU without disrupting data-plane ASIC sequencing, improving service uptime and field upgrade safety.

Equivalent & Alternatives

The following parts are listed as comparable options for similar power-supply sequencing applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ISL6126IRZA-T	Single ENABLE, voltage-determined turn-on (each GATE activates independently when its UVLO is met), no dual-group isolation.	Suitable for non-redundant systems where rails power up based on upstream supply readiness (e.g., cascaded DC-DC outputs), not fixed order.	Select ISL6126IRZA-T when sequencing must follow natural supply ramp behavior rather than grouped deterministic order.
TPS65286RTVR	Integrated 4-channel PMIC with buck regulators, fixed 1.2V/1.8V/3.3V/5V outputs, no external FET support or dual-group fault isolation.	Targeted at cost-sensitive, space-constrained applications needing regulated outputs - not discrete FET-based sequencing.	Choose TPS65286RTVR only when replacing discrete regulators is acceptable and dual-group redundancy is unnecessary.

Compared with ISL6126IRZA-T and TPS65286RTVR, the ISL6128IRZA-T uniquely delivers hardware-enforced fault isolation between two 2-rail domains - critical for systems requiring uninterrupted operation of one subsystem during another's power fault, without software intervention or layout redesign.

Availability

ISL6128IRZA-T is available at Aetrix Electronics and suitable for FPGA power sequencing, telecom redundant power systems, industrial PLC controllers, and high-availability network switches requiring stable component supply and long-term design continuity.

Supply support for ISL6128IRZA-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Intersil (now part of Renesas Electronics) is a semiconductor company specializing in high-performance analog and power management ICs for industrial, computing, and communications markets.

The ISL6128IRZA-T belongs to the ISL612X family of programmable power sequencers, designed specifically for complex multi-rail systems requiring configurable, fault-tolerant voltage sequencing with minimal external components.

FAQ

What is the function of ENABLE_2 on the ISL6128IRZA-T?

ENABLE_2 is the active-low enable input for the C/D channel group. When asserted, it initiates sequencing for GATE_C and GATE_D after all four UVLO inputs are satisfied and ENABLE_1 has been asserted. Unlike ENABLE_1, ENABLE_2 allows independent restart of the C/D group following a fault, without resetting the A/B group - a key feature for redundant system operation in the ISL6128IRZA-T.

Does the ISL6128IRZA-T support 1.5V VDD operation?

Yes, the ISL6128IRZA-T operates over a VDD range of 1.5V to 5.5V. At 1.5V bias, it delivers VDD+5.3V = 6.8V gate drive - sufficient to fully enhance logic-level N-channel MOSFETs. Its internal 1µA timing current sources and 0.633V UVLO reference remain stable across this range, making the ISL6128IRZA-T suitable for ultra-low-voltage system designs.

How does fault containment work in the ISL6128IRZA-T?

Fault containment in the ISL6128IRZA-T is implemented at the hardware level: a UVLO violation on UVLO_A or UVLO_B pulls down only GATE_A/GATE_B and asserts RESET, while GATE_C/GATE_D and RESET_2 remain unaffected. Recovery requires cycling ENABLE_1 only - no action needed on ENABLE_2 or the C/D group. This behavior is intrinsic to the ISL6128IRZA-T's dual-group architecture and requires no firmware or external logic.

Can the ISL6128IRZA-T sequence more than four rails?

Yes, the ISL6128IRZA-T supports daisy-chaining via the SYSRST pin. When multiple ISL6128IRZA-T devices are connected with SYSRST outputs tied together, a fault or shutdown on one device propagates to others, enabling coordinated sequencing across >4 rails. The datasheet confirms "multiple sequencers can be daisy-chained to sequence an infinite number of independent supplies" - a documented capability of the ISL6128IRZA-T.

What is the purpose of the DLY_OFF pins on the ISL6128IRZA-T?

The DLY_OFF_A–D pins on the ISL6128IRZA-T control turn-off sequencing delay by sinking 1µA current into external capacitors tied to ground. When ENABLE_1 or ENABLE_2 is deasserted, charging begins; once a DLY_OFF pin reaches 1.266V, its associated GATE is pulled low. This enables precise, user-defined shutdown order - for example, turning off I/O rails before core rails - a critical timing function built into the ISL6128IRZA-T.

ISL6128IRZA-T Specifications

Product attributes: Attribute value

Manufacturer:: Renesas

Series:: -

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Programmable:: Not Verified

Applications:: Power Supply Sequencer

Voltage - Input:: -

Voltage - Supply:: 1.5V ~ 5.5V

Current - Supply:: 200 µA

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 24-QFN (4x4)

ISL6128IRZA-T FAQ

1.How can I place an order for ISL6128IRZA-T through Aetrix?

Please submit a Request for Quotation (RFQ) for ISL6128IRZA-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ISL6128IRZA-T reliable?

The price and inventory of ISL6128IRZA-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6128IRZA-T is usually 5 days.

3.What payment methods are accepted for ISL6128IRZA-T?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6128IRZA-T transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ISL6128IRZA-T?

ISL6128IRZA-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ISL6128IRZA-T order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ISL6128IRZA-T?

For technical support, including ISL6128IRZA-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6128IRZA-T requirements.

6.How does Aetrix verify that ISL6128IRZA-T is sourced from the original manufacturer or authorized distributors?

All ISL6128IRZA-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6128IRZA-T meets industry standards.

7.What is the process for return or replacement of ISL6128IRZA-T?

All ISL6128IRZA-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL6128IRZA-T, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ISL6128IRZA-T part is unused and in its original packaging.

Return procedure for ISL6128IRZA-T:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…