My Inquiry
My Account
Renesas ISL6225CA-T
- Part No.:
- ISL6225CA-T
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 28-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
ISL6225CA-T.pdf
- Description:
- IC REG CTRL DDR DRAM 2OUT 28SSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,418
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6225CA-T from Renesas (formerly Intersil) is a dual-channel synchronous buck PWM controller optimized for DDR memory power delivery and dual-output DC/DC conversion in mobile computing systems. It delivers 0.9V–5.5V adjustable outputs, supports 5V–24V input, operates at 300 kHz nominal switching frequency, and enables VTT tracking of VDDQ/2 in DDR mode. It is used in notebook PCs, sub-notebooks, and PDAs for graphics chipset and DDR DRAM power rails.
For engineers reviewing the ISL6225CA-T datasheet, ISL6225CA-T pinout, ISL6225CA-T application, or ISL6225CA-T equivalent, key selection considerations include its dual-mode operation (independent regulation vs. DDR tracking), MOSFET rDS(ON)-based current sensing, channel-phase programmability (0°/90°/180°), integrated VDDQ/2 reference generation, and built-in overvoltage/undervoltage protection with ±10% PGOOD tolerance.
Technical Context
The ISL6225CA-T implements average current mode control with voltage feed-forward ramp modulation to maintain stable regulation across wide VIN (5V–24V) and load transients. Its dual PWM channels support independent soft-start, separate overcurrent thresholds via OCSET pins, and configurable hysteretic or continuous-conduction mode per channel based on VOUT pin connection.
In DDR mode (DDR = HIGH), CH2 (VTT) actively sources and sinks current while tracking CH1 (VDDQ)/2, and PG2/REF becomes a buffered 1.0×VDDQ/2 output capable of delivering up to 16 mA. Channel synchronization shifts from 180° out-of-phase (standard dual supply) to 0° in-phase (DDR mode) or 90° (VIN grounded + DDR = HIGH) to minimize inter-channel interference.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switching Frequency | 300 kHz nominal; enables compact magnetics and predictable EMI profile. |
| Input Voltage Range | 5.0 V to 24.0 V; supports direct battery input in mobile platforms without pre-regulation. |
| Output Voltage Range | 0.9 V to 5.5 V per channel; set by external resistive divider referenced to internal 0.9 V bandgap. |
| VTT Tracking Accuracy | VTT = VDDQ/2 ±1% (at IREF = 0–10 mA); ensures DDR memory reference compliance. |
| Overvoltage Protection | 115% of set point; holds lower MOSFET on and upper off until decay below threshold. |
| Power-Good Tolerance | ±10% of set point per channel; open-drain PGOOD assertion after soft-start completion. |
| Thermal Resistance θJA | 78 °C/W (SSOP-28); defines maximum power dissipation under standard PCB layout conditions. |
Pinout & Package
ISL6225CA-T is housed in a 28-lead SSOP (Shrink Small Outline Package), M28.15 footprint, RoHS-compliant, with exposed thermal pad not electrically connected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (1) | Signal ground reference | Common return for analog and power sections; must be low-impedance connection to system ground plane. |
| LGATE1 (2), LGATE2 (27) | Lower MOSFET gate drivers | Drive N-channel sync rectifiers; designed for fast turn-on/turn-off with adaptive dead-time control. |
| PGND1 (3), PGND2 (26) | Power ground returns | Direct source connections for lower MOSFETs; separate paths prevent noise coupling between channels. |
| PHASE1 (4), PHASE2 (25) | Switch-node connections | Junction of upper MOSFET source, inductor, and lower MOSFET drain; critical for layout EMI and stability. |
| UGATE1 (5), UGATE2 (24) | Upper MOSFET gate drivers | Bootstrap-driven high-side drivers; require external bootstrap diode and capacitor per channel. |
| BOOT1 (6), BOOT2 (23) | Bootstrap supply inputs | Provide floating bias for upper gate drivers; connect to bootstrap capacitor cathode and diode anode to VCC. |
| ISEN1 (7), ISEN2 (22) | Current sense inputs | Monitor rDS(ON) voltage drop across lower MOSFETs; optional external resistor for precision OCP. |
| EN1 (8), EN2 (21) | Channel enable inputs | CMOS-compatible logic inputs; both must be HIGH for normal operation; tied together in typical designs. |
| VOUT1 (9), VOUT2 (20) | Mode-select feedback inputs | Connect to output to enable automatic CCM/hysteretic transition; ground to force FCCM only. |
| VSEN1 (10), VSEN2 (19) | Output voltage sense inputs | High-impedance (55 kΩ typ.) inputs for resistive divider; used for regulation, PGOOD, OVP, UVP. |
| OCSET1 (11), OCSET2 (18) | Overcurrent threshold setters | Resistor-to-ground sets IOC threshold; OCSET2 repurposed as VDDQ/2 tracking input in DDR mode. |
| SOFT1 (12), SOFT2 (17) | Soft-start timing inputs | 5 µA internal current charges external capacitor; controls ramp rate and PGOOD enable timing. |
| DDR (13) | DDR mode select input | CMOS HIGH activates DDR functionality: VTT tracking, VDDQ/2 reference, 0° phase shift, PG2/REF reassignment. |
| VIN (14) | Feed-forward input | Provides input voltage to ramp generator; grounded in dual-step systems to double ramp slew rate. |
| VCC (28) | Bias supply input | +5 V ±5% required; powers internal circuitry; includes UVLO (4.3–4.75 V rising threshold). |
| PG1 (15) | CH1 power-good output | Open-drain output asserted HIGH when VOUT1 is within ±10%; pulled low during fault or startup. |
| PG2/REF (16) | Dual-function pin | In dual mode: PGOOD2 open-drain output; in DDR mode: buffered VDDQ/2 reference output (0.99–1.01×VOC2). |
Key Features
| Feature | Design Value |
|---|---|
| VTT sourcing/sinking capability | Enables true bidirectional current delivery required for DDR memory termination, eliminating need for discrete op-amp solutions. |
| rDS(ON)-based current sensing | Eliminates external sense resistor in most applications, reducing BOM cost and board space while maintaining accurate OCP. |
| Programmable channel phase shift | 0° (DDR), 90° (low-interference DDR), or 180° (input ripple reduction) - selected automatically based on VIN and DDR state. |
| Integrated VDDQ/2 reference buffer | Delivers up to 16 mA at ±1% accuracy, meeting JEDEC DDR specifications without external amplification. |
| Adaptive dead-time control | Monitors real gate waveforms to dynamically adjust dead time, preventing shoot-through across MOSFET pairs under varying conditions. |
Applications
| DDR Memory Power Supply | Graphics Chipset Core Supply |
|---|---|
Use Scenario: Powering DDR SDRAM modules in notebook PCs requiring precise VDDQ and active VTT termination. IC Role / Device Role / Timing Role: Dual-channel controller providing regulated VDDQ (CH1) and bidirectional VTT (CH2) with VDDQ/2 tracking and buffered reference. Use Value: Meets JEDEC DDR timing and voltage tolerance specs; eliminates discrete tracking circuits and reduces component count by >40% vs. discrete solutions. | Use Scenario: Delivering tightly regulated core voltage to GPU or integrated graphics processors in sub-notebook systems. IC Role / Device Role / Timing Role: Primary buck controller generating 1.0–1.3 V at up to 5 A with fast transient response and ±2% load regulation. Use Value: Achieves <90% efficiency at light loads via hysteretic diode emulation, extending battery runtime without sacrificing peak performance. |
| Dual-Output System Rail Generator | Mobile PDA Main Power Management |
Use Scenario: Generating independent 3.3 V and 1.8 V rails for I/O and logic subsystems in portable instrumentation. IC Role / Device Role / Timing Role: Dual independent PWM controller with separate soft-start, PGOOD, and OCP per channel. Use Value: Enables staggered power-up sequencing and independent fault isolation - critical for reliable boot in multi-rail embedded systems. | Use Scenario: Managing battery-powered power delivery in handheld PDAs with dynamic load profiles and thermal constraints. IC Role / Device Role / Timing Role: High-efficiency dual converter supporting variable-frequency hysteretic operation at standby and fixed-frequency CCM under active load. Use Value: Reduces quiescent current to <30 µA in shutdown and maintains >85% efficiency down to 10 mA load, maximizing operational time per charge. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual PWM controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6227 | Successor device with enhanced thermal performance (θJA = 65°C/W), wider VIN range (4.5V–28V), and improved light-load efficiency via optimized hysteretic algorithm. | Designed for newer mobile platforms requiring longer battery life and higher input voltage margin; pinout differs (32-QFN vs. 28-SSOP). | Select ISL6227 for new designs targeting improved thermal headroom and extended input range; not pin-compatible with ISL6225CA-T. |
| RT8205A | Single-chip dual controller with integrated high-side MOSFETs (30 V/5 A), eliminating external upper FETs; lacks DDR-specific features (VTT sink/source, VDDQ/2 buffer). | Suitable for cost-sensitive, space-constrained applications where discrete FETs are undesirable but DDR compliance is not required. | Choose RT8205A when board area and BOM count are prioritized over DDR memory support and design flexibility. |
Compared with ISL6225CA-T, ISL6227 offers superior thermal metrics and broader operating margins for next-gen notebooks, while RT8205A trades DDR functionality for integration and reduced external component count - making each alternative optimal only within distinct design constraints.
Availability
ISL6225CA-T is available at Aetrix Electronics and suitable for mobile PC power management, DDR memory subsystems, and portable instrumentation requiring stable component supply and long-term industrial availability.
Supply support for ISL6225CA-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, infrastructure, and IoT applications.
The ISL6225CA-T belongs to Renesas' legacy Intersil power management portfolio, specifically engineered for high-efficiency, dual-output DC/DC conversion in space- and battery-constrained mobile computing platforms.
FAQ
What is the recommended input voltage range for the ISL6225CA-T?
The ISL6225CA-T supports an input voltage range of +5.0 V to +24.0 V on the VIN pin, enabling direct connection to notebook battery rails. The VCC bias supply must be maintained at +5.0 V ±5%. Operation from regulated 3.3 V or 5 V system rails is supported via VIN connection, though grounding VIN in such cases doubles the feed-forward ramp slew rate to improve noise immunity.
How does the ISL6225CA-T implement DDR memory power delivery?
The ISL6225CA-T implements DDR power delivery by asserting the DDR pin HIGH, which reconfigures CH2 to track VDDQ/2 with ±1% accuracy, enables bidirectional current sourcing/sinking on VTT, and repurposes PG2/REF as a buffered VDDQ/2 reference output. This eliminates external op-amps and discrete tracking networks required in non-integrated solutions.
Can the ISL6225CA-T operate both channels in constant-frequency mode only?
Yes. The ISL6225CA-T allows forced continuous conduction mode (FCCM) on either or both channels by connecting the respective VOUT pin to GND. This disables hysteretic operation entirely, ensuring fixed 300 kHz switching regardless of load level - useful for EMI-sensitive or audio-critical applications where variable-frequency operation is undesirable.
What protection features are integrated into the ISL6225CA-T?
The ISL6225CA-T integrates overvoltage protection (OVP) that clamps output at 115% of set point, undervoltage lockout (UVLO) on VCC (4.3–4.75 V rising threshold), per-channel undervoltage protection (UVP) latching at 75% of set point, and adjustable overcurrent protection (OCP) using either MOSFET rDS(ON) or an external sense resistor. Each channel also provides independent PGOOD monitoring with ±10% window.
Is the ISL6225CA-T pin-compatible with the ISL6227 replacement?
No. The ISL6225CA-T (28-lead SSOP) is not pin-compatible with the ISL6227 (32-pin QFN). While the ISL6227 is the manufacturer-recommended replacement offering improved thermal performance and extended VIN range, it requires PCB layout revision due to different package, pin count, and signal mapping - particularly for PG2/REF, DDR, and phase-control logic.
ISL6225CA-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 28-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Controller, DDR DRAM, SDRAM
- Voltage - Input:
- 5V ~ 24V
- Number of Outputs:
- 2
- Voltage - Output:
- 0.9V ~ 5.5V
- Operating Temperature:
- -10°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-SSOP/QSOP
ISL6225CA-T FAQ
1.How can I place an order for ISL6225CA-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6225CA-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6225CA-T reliable?
The price and inventory of ISL6225CA-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6225CA-T is usually 5 days.
3.What payment methods are accepted for ISL6225CA-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6225CA-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6225CA-T?
ISL6225CA-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6225CA-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6225CA-T?
For technical support, including ISL6225CA-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6225CA-T requirements.
6.How does Aetrix verify that ISL6225CA-T is sourced from the original manufacturer or authorized distributors?
All ISL6225CA-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6225CA-T meets industry standards.
7.What is the process for return or replacement of ISL6225CA-T?
All ISL6225CA-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL6225CA-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6225CA-T part is unused and in its original packaging.
Return procedure for ISL6225CA-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6225CA-T Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
