My Inquiry
My Account
Renesas ISL6265AHRTZ-T
- Part No.:
- ISL6265AHRTZ-T
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
ISL6265AHRTZ-T.pdf
- Description:
- IC REG CTRLR AMD 3OUT 48TQFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,604
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6265AHRTZ-T from Renesas (formerly Intersil) is a multi-output voltage regulator controller with integrated MOSFET drivers for AMD SVI-capable mobile CPUs. It delivers three independent regulated outputs: one dedicated Northbridge (VDDNB) channel and two configurable core channels supporting either dual-plane single-phase or uniplane two-phase operation. Key confirmed specs include 0.5% system voltage accuracy over temperature, 200–500 kHz user-programmable switching frequency per channel, and ±12.5 mV VID step resolution across 0.500 V to 1.55 V output range - enabling precise dynamic voltage scaling in notebook power delivery systems.
For engineers reviewing the ISL6265AHRTZ-T datasheet, ISL6265AHRTZ-T pinout, ISL6265AHRTZ-T application, or ISL6265AHRTZ-T equivalent, this page provides verified technical context on R3 Technology™ modulator behavior, SVI interface timing, differential remote sensing implementation, phase shedding under PSI_L, and real-world configuration trade-offs between uniplane vs. dual-plane CPU support.
Technical Context
The ISL6265AHRTZ-T implements Intersil's patented R3 Technology™ modulator - a hybrid architecture synthesizing inductor ripple current to enable variable-frequency hysteretic control while retaining error amplifier-based precision regulation. This yields faster transient response than fixed-frequency PWM and tighter DC accuracy than conventional hysteretic controllers.
It supports three distinct operating modes determined at power-up: uniplane two-phase core (RTN1 pulled high), dual-plane single-phase core (RTN1 low), or Northbridge-only operation. Each channel features lossless current sensing - DCR-based for core outputs, rDS(ON)-based for Northbridge - with independent overcurrent, overvoltage, and undervoltage protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Channels | Three independent regulators: 1× Northbridge (VDDNB), 2× configurable core (VDD0/VDD1) |
| Voltage Range | 0.500 V to 1.55 V in 12.5 mV steps via Serial VID (SVI); 0.5% system accuracy over –10°C to +100°C ambient |
| Switching Frequency | 200–500 kHz per channel, programmable via external resistor (FSET_NB, VW0/VW1) |
| Gate Drive Capability | 2 A peak source/sink per UGATE/LGATE; <1.5 Ω UGATE/LGATE on-resistance ensures fast MOSFET switching |
| Current Sensing | Differential DCR sensing for core outputs; rDS(ON) sensing for Northbridge; no external sense resistors required |
| Protection Features | Per-channel OVP (1.77–1.82 V), UVP (240–350 mV), OCP (programmable via OCSET/OCSET_NB), and thermal shutdown |
| Package | 48-pin 6 mm × 6 mm TQFN with exposed thermal pad; RoHS-compliant, Pb-free (e3 termination) |
Pinout & Package
ISL6265AHRTZ-T is housed in a 48-lead 6 mm × 6 mm TQFN package (pkg drawing L48.6x6) with an exposed thermal pad on the underside for enhanced thermal dissipation. The package operates from –10°C to +100°C ambient and supports Pb-free reflow per JEDEC J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, PVCC | Bias and gate driver supply inputs | +5 V ±5% required; decoupling with 0.1 µF (VCC) and 1.0 µF (PVCC) ceramic capacitors essential for stability |
| FB0/FB1/FB_NB | Inverting feedback inputs | Connect to resistor dividers on VDD0/VDD1/VDDNB outputs; enable closed-loop regulation with 0.5% accuracy |
| VSEN0/RTN0, VSEN1/RTN1, VSEN_NB/RTN_NB | Differential remote sense pairs | Direct connection to CPU die sense points ensures accurate regulation at load, per AMD mobile specifications |
| UGATE0/LGATE0, UGATE1/LGATE1, UGATE_NB/LGATE_NB | Integrated MOSFET gate drivers | Drive external high-side/low-side N-channel MOSFETs; 2 A peak drive capability minimizes gate charge time |
| SVC/SVD | Serial VID clock/data interface | Two-wire I²C-compatible bus for dynamic voltage adjustment; supports PSI_L power-saving mode coordination |
| OFS/VFIXEN | Mode selection and droop offset control | Resistor-to-GND enables SVI-mode droop; pull-up to 3.3 V enables VFIX mode; pull-up to 5 V disables both |
Key Features
| Feature | Design Value |
|---|---|
| R3 Technology™ modulator | Combines hysteretic transient speed with PWM-like DC accuracy; achieves <1 µs load-step response without external compensation |
| Configurable core topology | Auto-detects uniplane (two-phase) or dual-plane (independent single-phase) via RTN1 strap; no firmware or register writes needed |
| Differential remote sensing | Unity-gain amplifier rejects PCB IR drop; maintains ±2 mV sensing accuracy across 0.5–1.55 V range |
| Lossless current sensing | Eliminates power-wasting sense resistors; DCR sensing for cores, rDS(ON) for Northbridge reduces BOM count and thermal stress |
| Phase shedding & DCM | Automatically disables one core phase under light load (PSI_L asserted); enters discontinuous conduction mode to improve efficiency below 10% load |
Applications
| Mobile Notebook CPU Power Delivery | AMD Class M Dual-Plane Processor Support |
|---|---|
|
Use Scenario: Powering AMD Turion or Mobile Athlon processors requiring separate VDD0 and VDD1 rails plus Northbridge supply. IC Role / Device Role / Timing Role: Primary multi-rail VR controller managing sequencing, dynamic VID updates, and per-rail protection. Use Value: Enables full compliance with AMD SVI specification including PSI_L coordination, pre-PWROK metal VID boot, and droop-based load-line regulation. |
Use Scenario: High-efficiency uniplane core design using interleaved two-phase topology for single-core AMD mobile CPUs. IC Role / Device Role / Timing Role: Two-phase buck controller with automatic current balancing and phase shedding during idle. Use Value: Reduces output voltage ripple by 2× frequency doubling, allowing smaller output capacitors and lower ESR requirements. |
| Northbridge-Specific Voltage Regulation | Thermally Constrained Embedded Mobile Systems |
|
Use Scenario: Dedicated Northbridge (VDDNB) regulation in space-constrained laptop motherboards where discrete NB controllers are impractical. IC Role / Device Role / Timing Role: Independent single-channel buck controller with rDS(ON) current sensing and fast OVP/UVP response. Use Value: Eliminates need for external current-sense resistors and dedicated NB controller IC, reducing component count and layout area. |
Use Scenario: Fanless or thermally limited embedded designs requiring high conversion efficiency across wide load ranges. IC Role / Device Role / Timing Role: Adaptive controller supporting DCM mode, phase shedding, and optimized gate drive to minimize switching and conduction losses. Use Value: Achieves >90% efficiency at 50% load and maintains <125°C junction temperature under continuous 100°C ambient operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-output CPU voltage regulator controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6265HRTZ-T | Non-A grade; wider voltage accuracy (±1%) and reduced temp range (0°C to +70°C); lacks R3 modulator enhancements | Acceptable for cost-sensitive non-AMD or legacy platforms without SVI or PSI_L requirements | Select only if system does not require 0.5% accuracy, –10°C startup, or R3 transient performance. |
| RT8803AZSP | Single-core + NB controller; no dual-plane support; uses standard COT control instead of R3; 300 kHz fixed frequency | Targeted at entry-level AMD platforms lacking dual-core plane or dynamic droop requirements | Choose when board space allows separate NB controller and system tolerates slower transient response. |
Compared with ISL6265AHRTZ-T, ISL6265HRTZ-T sacrifices precision and thermal robustness for cost, while RT8803AZSP simplifies architecture at the expense of configurability and transient performance - making ISL6265AHRTZ-T the only option meeting full AMD Class M SVI compliance with uniplane/dual-plane flexibility.
Availability
ISL6265AHRTZ-T is available at Aetrix Electronics and suitable for mobile computing, embedded AMD processor platforms, and thermally constrained notebook power delivery systems requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for ISL6265AHRTZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics acquired Intersil in 2017 and maintains full support for its high-performance analog and power management portfolio, including legacy Intersil CPU VR controllers.
The ISL6265AHRTZ-T belongs to Intersil's AMD-specific mobile voltage regulator controller product line, designed explicitly for Class M processor power delivery with SVI interface compliance, R3 modulator performance, and integrated gate drivers.
FAQ
What is the function of the RTN1 pin on the ISL6265AHRTZ-T?
The RTN1 pin determines core topology configuration at power-up: when pulled low before ENABLE, the ISL6265AHRTZ-T configures as dual-plane (independent VDD0/VDD1); when pulled high (e.g., to +1.8 V), it configures as uniplane two-phase. This hardware-strapped selection eliminates software initialization and ensures deterministic boot behavior critical for AMD mobile CPU compatibility.
Does the ISL6265AHRTZ-T support both SVI and VFIX modes?
Yes - the ISL6265AHRTZ-T supports both modes via the OFS/VFIXEN pin: tying it to GND through a resistor enables SVI mode with adjustable droop; pulling it to +3.3 V enables VFIX mode (fixed VID); pulling it to +5 V disables both. Mode selection occurs at power-on and is latched, ensuring stable operation without runtime mode switching.
How does the R3 Technology™ modulator in the ISL6265AHRTZ-T improve transient response?
The R3 modulator in the ISL6265AHRTZ-T synthesizes an analog of inductor ripple current and compares it against a window referenced to the error amplifier output. During load transients, this architecture increases switching frequency dynamically - unlike fixed-frequency PWM - yielding sub-microsecond response without sacrificing DC regulation accuracy or requiring complex loop compensation.
Can the ISL6265AHRTZ-T operate without external current-sense resistors?
Yes - the ISL6265AHRTZ-T supports lossless current sensing: DCR sensing for core outputs (using ISPx/ISNx pins) and rDS(ON) sensing for the Northbridge channel (via OCSET_NB). These methods eliminate power loss and board space associated with shunt resistors while maintaining accurate overcurrent protection and current balancing.
What is the purpose of the PWROK signal in the ISL6265AHRTZ-T interface?
The PWROK signal synchronizes ISL6265AHRTZ-T operation with the AMD processor: when low, the controller holds outputs at pre-PWROK metal VID levels and ignores SVC/SVD; when high, it enables full SVI communication and dynamic VID updates. This ensures safe, sequenced power delivery aligned with AMD's SVI Controller Guidelines.
ISL6265AHRTZ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- Robust Ripple Regulator™ (R3)
- Package/Case:
- 48-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Controller, AMD SVI Capable Mobile CPU
- Voltage - Input:
- 5V ~ 24V
- Number of Outputs:
- 3
- Voltage - Output:
- 0.5V ~ 1.55V
- Operating Temperature:
- -10°C ~ 100°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-TQFN (6x6)
ISL6265AHRTZ-T FAQ
1.How can I place an order for ISL6265AHRTZ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6265AHRTZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6265AHRTZ-T reliable?
The price and inventory of ISL6265AHRTZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6265AHRTZ-T is usually 5 days.
3.What payment methods are accepted for ISL6265AHRTZ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6265AHRTZ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6265AHRTZ-T?
ISL6265AHRTZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6265AHRTZ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6265AHRTZ-T?
For technical support, including ISL6265AHRTZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6265AHRTZ-T requirements.
6.How does Aetrix verify that ISL6265AHRTZ-T is sourced from the original manufacturer or authorized distributors?
All ISL6265AHRTZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6265AHRTZ-T meets industry standards.
7.What is the process for return or replacement of ISL6265AHRTZ-T?
All ISL6265AHRTZ-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL6265AHRTZ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6265AHRTZ-T part is unused and in its original packaging.
Return procedure for ISL6265AHRTZ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6265AHRTZ-T Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
