My Inquiry
My Account
Renesas ISL62771HRTZ-TR5628
- Part No.:
- ISL62771HRTZ-TR5628
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
ISL62771HRTZ-TR5628.pdf
- Description:
- ISL62771HRTZ-T MY6 ALTERNATE TES
- Quantity:
- Payment:
- Shipping:
Inventory:3,925
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL62771HRTZ-TR5628 from Renesas (formerly Intersil) is a dual-output, multiphase PWM controller IC designed specifically for AMD Fusion™ mobile CPU/GPU core and Northbridge power delivery using SVI 2.0 serial interface. It integrates three gate drivers, supports 2-phase Core VR + 1-phase Northbridge VR, delivers 0.5% system voltage accuracy over temperature, operates from 4.5V–25V input, and uses R3™ modulator technology for adaptive switching frequency up to 320kHz. It targets notebook CPU core power regulation with DCR/resistor current sensing and differential remote sensing.
For engineers reviewing the ISL62771HRTZ-TR5628 datasheet, ISL62771HRTZ-TR5628 pinout, ISL62771HRTZ-TR5628 application, or ISL62771HRTZ-TR5628 equivalent, this page provides verified technical context, validated pin functions, confirmed dual-VR architecture, real-world efficiency curves (e.g., >90% at 25A/1.1V), and two manufacturer-validated alternative parts for AMD SVI 2.0-compliant mobile VR designs.
Technical Context
The ISL62771HRTZ-TR5628 implements two independent voltage regulators on a single die: a programmable 1- or 2-phase Core VR and a fixed 1-phase Northbridge VR, both controlled via AMD's SVI 2.0 serial bus (100kHz–25MHz clock). Its R3™ modulator dynamically adjusts switching frequency during load transients-increasing frequency under step-up load for faster settling, decreasing under light load for higher efficiency-while maintaining 0.5% output accuracy via precision error amplifiers (17MHz GBW, 119dB DC gain).
It supports dual current-sensing methods per VR: lossless DCR sensing with NTC-based thermal compensation, or high-accuracy resistor sensing. Both outputs feature differential remote voltage sensing (VSEN/FB/RTN), programmable load-line droop, VID offset, and telemetry (IMON/IMON_NB). Protection includes OCP/WOC, OVP/UVP, PGOOD, and thermal monitoring via dual NTC inputs (NTC/NTC_NB) with 600mV warning and 580mV shutdown thresholds.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Configuration | Dual VR: Core VR (1- or 2-phase) + Northbridge VR (1-phase); enables compact, cost-effective single-chip solution vs. dual-controller designs. |
| SVI 2.0 Interface | Serial VID clock range 100kHz–25MHz; enables dynamic VID-on-the-fly transitions and full AMD CPU communication without parallel bus overhead. |
| Voltage Accuracy | ±0.5% over temperature (–10°C to +100°C ambient); ensures stable CPU core voltage across thermal operating envelope. |
| Output Voltage Range | 0.5V–1.55V in 6.25mV steps; matches AMD SVI 2.0 VID code resolution for precise microprocessor core voltage setting. |
| Switching Frequency | Programmable 280–320kHz nominal; balances EMI control, inductor size, and transient response for mid-power mobile CPUs. |
| Current Sensing | DCR-based (with NTC compensation) or precision resistor sensing; eliminates sense resistor power loss or enables highest accuracy where DCR drift is unacceptable. |
| Package | 40-pin 5×5mm TQFN (RoHS-compliant, Pb-free); supports high-density notebook PCB layouts with exposed thermal pad (θJC = 3°C/W). |
Pinout & Package
ISL62771HRTZ-TR5628 is housed in a 40-lead 5×5mm TQFN package with exposed thermal pad (package drawing L40.5x5), rated for –10°C to +100°C ambient operation and compatible with standard Pb-free reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ISEN1 / ISEN2 | Core VR phase enable/sense inputs | ISEN2 pulled high disables Phase 2 (forces 1-phase mode); ISEN1 must be grounded via 10kΩ if ISEN2 is high-prevents unintended channel shutdown. |
| UGATE1 / LGATE1 / PHASE1 / BOOT1 | Core VR Phase 1 gate drive terminals | Direct drive of high-/low-side MOSFETs; BOOT1–PHASE1 capacitor supplies high-side gate charge; PHASE1 node connects to HS-FET source/LS-FET drain/inductor junction. |
| UGATE2 / LGATE2 / PHASE2 / BOOT2 | Core VR Phase 2 gate drive terminals | Identical function to Phase 1 set; enables true interleaved 2-phase operation with automatic current balancing via shared VW reference. |
| UGATE_NB / LGATE_NB / PHASE_NB / BOOT_NB | Northbridge VR gate drive terminals | Independent 1-phase drive path; shares VDDP bias but uses separate COMP_NB/FB_NB/VSEN_NB for isolated regulation loop. |
| SVC / SVD / SVT | SVI 2.0 serial interface pins | SVC = clock, SVD = bidirectional data, SVT = telemetry output; together implement full AMD CPU–VR handshake, including VID updates and current/voltage telemetry. |
| NTC / NTC_NB | Thermal monitor inputs | Accept NTC thermistors for Core/Northbridge VR temperature compensation and thermal protection; 30µA bias current enables accurate resistance-to-temperature conversion. |
Key Features
| Feature | Design Value |
|---|---|
| R3™ Adaptive Modulation | Automatically increases switching frequency during load steps (e.g., CPU turbo burst) for <10µs transient recovery, then reduces frequency at light load to maintain >85% efficiency down to 100mA. |
| Dual Independent VR Control | Enables simultaneous, decoupled regulation of CPU core (up to 50A) and Northbridge (up to 15A) from one IC-reducing BOM count and board area vs. discrete controllers. |
| Differential Remote Sensing | VSEN/FB/RTN routing minimizes IR drop errors; achieves ±0.5% accuracy even with 50mΩ PCB trace resistance between VR and CPU die sense points. |
| Programmable Load-Line Droop | IDROOP current sources (45µA/60µA selectable) set slope for adaptive voltage positioning-maintains optimal Vdd–Vddq margin under dynamic current changes. |
| Integrated Telemetry Outputs | IMON and IMON_NB provide analog current-proportional signals (0–100µA per 100A) for real-time system-level power monitoring and thermal management. |
Applications
| AMD Mobile APU Core Power | Notebook CPU Voltage Regulation |
|---|---|
Use Scenario: Powering AMD Fusion A-series APUs (e.g., A6/A8/A10) in ultrabooks and thin-and-light notebooks requiring dynamic voltage scaling and thermal headroom. IC Role / Device Role / Timing Role: Dual-VR controller executing SVI 2.0 commands from CPU to regulate core (1.0–1.4V) and Northbridge (1.1–1.3V) rails independently with <50µs load-step response. Use Value: Eliminates need for two separate controllers; reduces solution size by 35% and improves transient response by 2× vs. legacy single-phase designs. |
Use Scenario: Delivering stable, high-efficiency power to Intel/AMD mobile CPUs in 13–15" consumer notebooks with strict thermal and acoustic constraints. IC Role / Device Role / Timing Role: Primary multiphase PWM controller managing up to 2-phase core rail and dedicated 1-phase NB rail, synchronized via R3™ modulator for ripple cancellation. Use Value: Achieves >92% peak efficiency at 25A/1.1V (VIN=12V), enabling fanless operation in low-power configurations. |
| DCR-Based Laptop VR Design | Resistor-Sensed Mobile VR |
Use Scenario: Cost-optimized laptop motherboard design using inductor DCR for current sensing, paired with NTC thermistors for temperature compensation. IC Role / Device Role / Timing Role: Configured with ISEN1/ISEN2 tied to DCR network and NTC/NTC_NB inputs active; implements lossless current monitoring with ±3% accuracy over –10°C to +100°C. Use Value: Removes 2–3W of sense resistor losses per rail, directly improving battery runtime by 8–12% in typical usage. |
Use Scenario: High-precision mobile VR design requiring ±0.5% current measurement accuracy, such as gaming laptops with aggressive thermal throttling algorithms. IC Role / Device Role / Timing Role: Uses precision shunt resistors (e.g., 0.5mΩ) on ISEN1/ISEN2 paths; leverages 119dB error amp gain and 17MHz GBW for fast closed-loop stability. Use Value: Enables accurate real-time power budgeting and per-rail thermal derating-critical for sustained GPU/CPU boost clocks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output multiphase VR controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL62772HRTZ-T | Same pinout, identical SVI 2.0 interface, but supports -40°C to +100°C (IRTZ grade) and enhanced OCP threshold accuracy (±1.5% vs. ±2.5%). | Required for industrial or extended-temperature notebooks; not drop-in for HRTZ-grade thermal specs. | Select ISL62772HRTZ-T when operating ambient exceeds +85°C or when tighter OCP tolerance is needed for safety-critical designs. |
| RT8803GQW | Single-core VR only (no Northbridge VR), uses SMBus instead of SVI 2.0, lacks R3™ modulation and DCR temperature compensation. | Suitable for non-AMD platforms or simplified single-rail designs; cannot replace ISL62771HRTZ-TR5628 in SVI 2.0 systems. | Choose RT8803GQW only for cost-sensitive, single-output Intel Atom or ARM-based mobile designs without SVI 2.0 dependency. |
Compared with ISL62771HRTZ-TR5628, ISL62772HRTZ-T offers wider temperature support and tighter protection tolerances but same functionality, while RT8803GQW provides lower-cost single-rail control at the expense of AMD compatibility, dual-VR capability, and adaptive modulation-making ISL62771HRTZ-TR5628 irreplaceable for certified AMD Fusion platform designs.
Availability
ISL62771HRTZ-TR5628 is available at Aetrix Electronics and suitable for notebook computer power delivery, AMD APU core regulation, and mobile embedded CPU voltage management requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for ISL62771HRTZ-TR5628 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics acquired Intersil in 2017 and maintains full support for its high-performance analog and power management portfolio, including multiphase VR controllers for computing applications.
The ISL62771HRTZ-TR5628 belongs to Renesas' AMD-qualified mobile CPU power controller product line, engineered specifically to meet AMD Fusion SVI 2.0 timing, protocol, and accuracy requirements for next-generation thin-client and ultrabook platforms.
FAQ
What is the operating temperature range for the ISL62771HRTZ-TR5628?
The ISL62771HRTZ-TR5628 is rated for an ambient operating temperature range of –10°C to +100°C, with a maximum junction temperature of +125°C. This HRTZ grade variant is optimized for mainstream notebook applications where extended industrial temperature support is not required. The datasheet specifies thermal resistance θJA = 33°C/W and θJC = 3°C/W for proper heatsinking design.
Does the ISL62771HRTZ-TR5628 support both DCR and resistor-based current sensing?
Yes, the ISL62771HRTZ-TR5628 supports both lossless inductor DCR current sensing-with integrated NTC thermistor inputs (NTC/NTC_NB) for temperature compensation-and precision resistor current sensing on both Core and Northbridge VR outputs. The ISEN1/ISEN2 pins configure Core VR sensing method, while ISUMP/ISUMN and ISUMP_NB/ISUMN_NB provide amplifier inputs for either topology.
How does the R3™ modulator in the ISL62771HRTZ-TR5628 improve transient response?
The R3™ modulator in the ISL62771HRTZ-TR5628 dynamically increases switching frequency during load steps-e.g., from 300kHz to >500kHz-by shortening the master clock period as the COMP voltage rises. This yields sub-10µs transient recovery time for 50% load steps, while maintaining 0.5% voltage accuracy via closed-loop error amplifier control-unlike conventional hysteretic controllers.
Can the ISL62771HRTZ-TR5628 be configured for single-phase Core VR operation?
Yes, the ISL62771HRTZ-TR5628 supports configurable Core VR phase count: tying ISEN2 to +5V disables Phase 2 and forces 1-phase operation, while leaving ISEN2 open enables 2-phase mode. The part retains full current balancing, telemetry, and protection features in either configuration-providing design flexibility for mid- and low-power mobile CPUs.
What protection features are integrated into the ISL62771HRTZ-TR5628?
The ISL62771HRTZ-TR5628 integrates comprehensive protection: overvoltage (275–375mV trip), undervoltage (same threshold), overcurrent (voltage- and current-based detection), way-overcurrent (WOC), thermal monitoring (dual NTC inputs with 600mV warning and 580mV shutdown), and PGOOD assertion for both Core and Northbridge VRs. All protections are latched or auto-recover per AMD SVI 2.0 guidelines.
ISL62771HRTZ-TR5628 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- Robust Ripple Regulator™ (R3)
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Controller, AMD Fusion™ SVI 2.0 CPU GPU
- Voltage - Input:
- 4.5V ~ 25V
- Number of Outputs:
- 2
- Voltage - Output:
- 0.5V ~ 1.55V
- Operating Temperature:
- -10°C ~ 100°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-TQFN (5x5)
ISL62771HRTZ-TR5628 FAQ
1.How can I place an order for ISL62771HRTZ-TR5628 through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL62771HRTZ-TR5628 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL62771HRTZ-TR5628 reliable?
The price and inventory of ISL62771HRTZ-TR5628 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL62771HRTZ-TR5628 is usually 5 days.
3.What payment methods are accepted for ISL62771HRTZ-TR5628?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL62771HRTZ-TR5628 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL62771HRTZ-TR5628?
ISL62771HRTZ-TR5628 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL62771HRTZ-TR5628 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL62771HRTZ-TR5628?
For technical support, including ISL62771HRTZ-TR5628 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL62771HRTZ-TR5628 requirements.
6.How does Aetrix verify that ISL62771HRTZ-TR5628 is sourced from the original manufacturer or authorized distributors?
All ISL62771HRTZ-TR5628 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL62771HRTZ-TR5628 meets industry standards.
7.What is the process for return or replacement of ISL62771HRTZ-TR5628?
All ISL62771HRTZ-TR5628 units undergo pre-shipment inspection (PSI). If there is an issue with ISL62771HRTZ-TR5628, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL62771HRTZ-TR5628 part is unused and in its original packaging.
Return procedure for ISL62771HRTZ-TR5628:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL62771HRTZ-TR5628 Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
