Renesas ISL62773HRZ
- Part No.:
- ISL62773HRZ
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
ISL62773HRZ.pdf
- Description:
- IC REG CTRLR MULTIPH 2OUT 48QFN
- Quantity:
- Payment:

- Shipping:

Inventory:511
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL62773HRZ from Renesas (formerly Intersil) is a dual-output multiphase PWM controller for AMD Fusion™ desktop CPU/GPU core power, compliant with SVI 2.0 serial interface. It integrates three gate drivers, supports 3-/2-/1-phase Core VR and 2-/1-phase Northbridge VR, delivers 0.5% system voltage accuracy over temperature, and operates from 4.5V–25V VIN with programmable 280–450kHz switching frequency.
For engineers reviewing the ISL62773HRZ datasheet, ISL62773HRZ pinout, ISL62773HRZ application, or ISL62773HRZ equivalent, this page provides verified technical context, validated pin functions, confirmed dual-VR architecture details, real-world current sensing options (DCR/resistor), and precise thermal monitoring behavior per AMD SVI 2.0 implementation requirements.
Technical Context
The ISL62773HRZ implements two independent voltage regulator (VR) channels - Core VR and Northbridge VR - sharing a single AMD SVI 2.0 serial bus for VID programming and telemetry. Core VR supports up to 3 phases with integrated UGATE1/LGATE1/UGATE2/LGATE2/UGATEX/LGATEX drivers; Northbridge VR supports up to 2 phases using PWM2_NB and the floating PWM_Y/BOOTX/UGATEX/PHASEX/LGATEX channel configured via FCCM_NB resistor.
It employs Robust Ripple Regulator R3™ modulation for adaptive frequency scaling during transients, enables DCR or precision resistor current sensing on both outputs, and features differential remote sensing (VSEN/RTN, VSEN_NB/RTN), programmable load line droop, and independent OCP/WOC, OVP, PGOOD, and thermal monitor (NTC/NTC_NB) per VR.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Range | +4.5V to +25V - supports wide-input desktop power delivery with feed-forward stability. |
| Output Voltage Range | 0.5V to 1.55V in 6.25mV steps - matches AMD SVI 2.0 VID code resolution for precise CPU/GPU core regulation. |
| System Accuracy | ±0.5% over temperature (−10°C to +100°C) - ensures tight voltage tolerance under thermal stress in desktop platforms. |
| Switching Frequency | 280–450kHz programmable - balances efficiency, transient response, and EMI in high-current CPU VR designs. |
| Current Sensing | DCR-based (lossless) or precision resistor - eliminates sense resistor power loss or enables high-accuracy calibration. |
| Thermal Monitoring | Dual NTC inputs (NTC, NTC_NB) with 530–680mV thresholds - provides independent thermal warning/shutdown for Core and Northbridge VRs. |
| SVI 2.0 Interface | 100kHz–25MHz serial clock - enables dynamic VID-on-the-fly updates and telemetry reporting to AMD CPU. |
Pinout & Package
ISL62773HRZ uses a Pb-free, RoHS-compliant 48-lead 6×6 mm QFN package with exposed thermal pad (Package Drawing L48.6x6B). Pin functions are validated per FN8263 Rev 1.00 datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ISEN1, ISEN2, ISEN3 | Core VR phase enable/disable inputs | Pull to +5V disables corresponding Core phase; enables flexible 1-/2-/3-phase configuration. |
| UGATE1, LGATE1, PHASE1, BOOT1 | Phase 1 gate drive interface | Drives high-/low-side MOSFETs for Core VR Phase 1; boot capacitor required between BOOT1 and PHASE1. |
| UGATEX, LGATEX, PHASEX, BOOTX, PWM_Y | Floating driver/PWM output | Configurable via FCCM_NB resistor for Core VR Phase 3 or Northbridge VR Phase 1 - no fixed assignment. |
| SVC, SVD, SVT | AMD SVI 2.0 serial interface | SVC = clock, SVD = bidirectional data, SVT = telemetry/VID-on-the-fly completion signal. |
| PGOOD, PGOOD_NB | Open-drain power-good indicators | Asserted after regulation stability; require external pull-up to VDDP or 3.3V for system sequencing. |
| NTC, NTC_NB | Thermistor bias inputs | Source 27–33µA for NTC thermistors; generate VR_HOT_L active-low thermal fault signal. |
Key Features
| Feature | Design Value |
|---|---|
| R3™ Adaptive Modulation | Automatically adjusts switching frequency during load transients to reduce settling time and improve light-load efficiency. |
| Dual Independent VR Architecture | Separate error amplifiers (FB/COMP, FB_NB/COMP_NB), current sensing (ISUMP/ISUMN, ISUMP_NB/ISUMN_NB), and protection per VR. |
| Programmable Load Line & Droop | Adjustable via external resistors on COMP/COMP_NB pins - enables precise voltage positioning per AMD specification. |
| Adaptive Body Diode Conduction Reduction | Minimizes reverse conduction loss in low-side MOSFETs during light-load discontinuous conduction mode. |
| VID-on-the-Fly Slew Rate Control | 16–24 mV/µs max / 8–12 mV/µs min - prevents excessive dV/dt during dynamic voltage transitions. |
| Differential Remote Sensing | VSEN/RTN and VSEN_NB/RTN pairs eliminate PCB trace IR drop - critical for sub-1V CPU core regulation accuracy. |
Applications
| Desktop CPU Core Power | Desktop GPU/Northbridge Power |
|---|---|
|
Use Scenario: High-current power delivery to AMD Fusion™ CPU cores requiring fast transient response and tight voltage regulation under dynamic workloads. IC Role / Device Role / Timing Role: Dual-output multiphase PWM controller managing Core VR (up to 3-phase) and Northbridge VR (up to 2-phase) via shared SVI 2.0 interface. Use Value: Enables single-chip solution replacing two discrete controllers - reduces BOM count, PCB area, and system cost while maintaining AMD compliance. |
Use Scenario: Dedicated voltage regulation for AMD Fusion™ Northbridge logic and integrated graphics subsystems with independent thermal monitoring. IC Role / Device Role / Timing Role: Secondary VR channel with dedicated NTC_NB input, PGOOD_NB output, and PWM2_NB control - fully decoupled from Core VR timing. Use Value: Prevents thermal coupling between CPU and NB domains; allows independent shutdown and telemetry reporting per AMD SVI 2.0 spec. |
| High-Efficiency Desktop VRM | Thermally Isolated Multi-Rail System |
|
Use Scenario: Energy-efficient desktop motherboard VRM design targeting 80 PLUS Bronze/Silver certification with variable load profiles. IC Role / Device Role / Timing Role: Implements R3™ modulation and diode emulation to maintain >90% efficiency across 1–50A load range (per Figure 1). Use Value: Achieves superior light-load efficiency without external circuitry - eliminates need for synchronous rectifier control ICs or external DCM logic. |
Use Scenario: Motherboard requiring independent thermal management of CPU core and chipset rails due to localized hotspots. IC Role / Device Role / Timing Role: Dual NTC inputs (NTC, NTC_NB) feed separate VR_HOT_L signals - enables per-rail thermal throttling without software intervention. Use Value: Supports hardware-level thermal mitigation per AMD platform requirements - avoids OS-level latency in critical thermal events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multiphase VR controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL62771HRZ | Single-output version; supports only Core VR (3-/2-/1-phase), no Northbridge VR channel or associated pins (e.g., PWM2_NB, VSEN_NB). | Limited to CPU-only power delivery; cannot replace ISL62773HRZ in dual-VR AMD Fusion™ platforms. | Select when Northbridge regulation is handled externally or not required - reduces complexity and cost for simplified designs. |
| RTQ2134B-QA | Single-output, 4-phase controller with integrated drivers; supports Intel VR14/VR12.5, not AMD SVI 2.0; lacks dual-VR architecture and SVI-specific telemetry (SVT). | Designed for Intel CPU platforms; incompatible with AMD SVI 2.0 serial bus protocol and VID encoding. | Use only in Intel-based desktop systems requiring higher phase count; not a functional substitute for ISL62773HRZ in AMD designs. |
Compared with ISL62771HRZ and RTQ2134B-QA, the ISL62773HRZ uniquely delivers dual-VR control with native AMD SVI 2.0 support, making it irreplaceable in certified Fusion™ desktop motherboards requiring simultaneous Core and Northbridge regulation with shared serial interface and thermal telemetry.
Availability
ISL62773HRZ is available at Aetrix Electronics and suitable for desktop motherboard development, AMD Fusion™ CPU/GPU power delivery, and high-reliability embedded computing applications requiring stable component supply and long-term lifecycle support.
Supply support for ISL62773HRZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics acquired Intersil in 2017 and maintains full product support, documentation, and manufacturing continuity for the ISL62773HRZ.
The ISL62773HRZ belongs to Intersil's AMD-optimized VR controller family, designed specifically for desktop microprocessor and graphics processor core power delivery with SVI 2.0 compliance and dual-VR integration.
FAQ
What is the operating temperature range for the ISL62773HRZ?
The ISL62773HRZ is rated for ambient operation from −10°C to +100°C, with junction temperature limited to +125°C. This HRZ grade variant is specified for desktop motherboard environments where CPU VR heatsink proximity demands extended high-temperature reliability beyond standard commercial grades.
Does the ISL62773HRZ support both DCR and resistor-based current sensing?
Yes, the ISL62773HRZ supports both lossless inductor DCR current sensing and precision resistor current sensing on both Core and Northbridge VR outputs. Configuration is achieved via external network selection per datasheet Figures 3–6 and Section "Key Component Selection".
How does the ISL62773HRZ implement AMD SVI 2.0 compliance?
The ISL62773HRZ implements full AMD SVI 2.0 compliance via dedicated SVC (clock), SVD (bidirectional data), and SVT (telemetry/VID-on-the-fly completion) pins. It supports 100kHz–25MHz serial clock rates, dynamic VID updates, and real-time telemetry reporting required by AMD Fusion™ processors.
What package type and lead finish does the ISL62773HRZ use?
The ISL62773HRZ uses a 48-lead 6×6 mm QFN package (drawing L48.6x6B) with exposed thermal pad and 100% matte tin (Sn) lead finish. It is RoHS-compliant and qualified for both SnPb and Pb-free reflow processes per J-STD-020 MSL3.
Can the ISL62773HRZ be configured for single-phase operation on both VRs?
Yes, the ISL62773HRZ supports 1-phase Core VR (by pulling ISEN2 and ISEN3 to +5V) and 1-phase Northbridge VR (by pulling ISEN2_NB to +5V). The floating PWM_Y/UGATEX/PHASEX/LGATEX channel is then reassigned to Northbridge VR Phase 1 per FCCM_NB resistor configuration.
ISL62773HRZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- Robust Ripple Regulator™ (R3)
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- Controller, AMD Fusion™ SVI 2.0 CPU GPU
- Voltage - Input:
- 4.5V ~ 25V
- Number of Outputs:
- 2
- Voltage - Output:
- 0.006V ~ 1.55V
- Operating Temperature:
- -10°C ~ 100°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-QFN (6x6)
ISL62773HRZ FAQ
1.How can I place an order for ISL62773HRZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL62773HRZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL62773HRZ reliable?
The price and inventory of ISL62773HRZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL62773HRZ is usually 5 days.
3.What payment methods are accepted for ISL62773HRZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL62773HRZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL62773HRZ?
ISL62773HRZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL62773HRZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL62773HRZ?
For technical support, including ISL62773HRZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL62773HRZ requirements.
6.How does Aetrix verify that ISL62773HRZ is sourced from the original manufacturer or authorized distributors?
All ISL62773HRZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL62773HRZ meets industry standards.
7.What is the process for return or replacement of ISL62773HRZ?
All ISL62773HRZ units undergo pre-shipment inspection (PSI). If there is an issue with ISL62773HRZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL62773HRZ part is unused and in its original packaging.
Return procedure for ISL62773HRZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL62773HRZ Tags

-
TPS51206DSQR
Texas Instruments

-
TPS51200DRCR
Texas Instruments

-
TPS51200DRCT
Texas Instruments

-
TPS62740DSSR
Texas Instruments

-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi

-
RT9026GSP
Richtek USA Inc.

-
LP2998MRX/NOPB
Texas Instruments

-
TPS51200QDRCRQ1
Texas Instruments

-
DPA423GN-TL
Power Integrations

-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

