My Inquiry
My Account
Renesas ISL6313BIRZ-T
- Part No.:
- ISL6313BIRZ-T
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 36-WFQFN Exposed Pad
- Datasheet:
-
ISL6313BIRZ-T.pdf
- Description:
- IC REG CTRLR VR11 1OUT 36TQFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,996
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6313BIRZ-T from Renesas Electronics (formerly Intersil) is a two-phase buck PWM controller with integrated MOSFET drivers, designed for precision core voltage regulation in Intel VR11 and AMD microprocessor applications. It delivers ±0.5% system accuracy over temperature, supports up to 1.5 MHz per-phase switching frequency, and implements fully differential DCR current sensing for load line programming and channel current balancing. Its integrated drivers eliminate external gate drivers in space-constrained CPU power delivery designs.
For engineers reviewing the ISL6313BIRZ-T datasheet, ISL6313BIRZ-T pinout, ISL6313BIRZ-T application, or ISL6313BIRZ-T equivalent, key selection considerations include its -40°C to +85°C industrial temperature range, 36-lead 6×6 mm TQFN package, dual-mode VID decoding (Intel VR11/AMD 5-/6-bit), Active Pulse Positioning (APP) modulation for high di/dt transient response, and dynamic VID compensation capability.
Technical Context
The ISL6313BIRZ-T implements a two-phase interleaved synchronous buck architecture with integrated high- and low-side gate drivers (UGATE1/LGATE1/UGATE2/LGATE2), enabling precise core voltage regulation via programmable VID inputs and remote sensing (VSEN/RGND). Its control loop integrates continuous DCR-based current sensing across both phases, with ISEN1±/ISEN2± inputs and internal programmable sense resistors set by RSET.
It features proprietary transient enhancement techniques: Active Pulse Positioning (APP) allows sub-cycle PWM edge placement for immediate response to load steps, while Adaptive Phase Alignment (APA) forces simultaneous phase activation during large transients. The controller supports selectable operation modes (Intel VR11 or AMD) via SS pin configuration and includes multi-tiered OVP/UVP/OCP protection with open-sense-line prevention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Topology | Two-phase synchronous buck PWM controller with integrated drivers |
| Operating Temperature | -40°C to +85°C - qualified for industrial-grade CPU/GPU power delivery |
| Switching Frequency | Up to 1.5 MHz per phase - enables compact magnetics and reduced output capacitance |
| System Accuracy | ±0.5% over temperature (1.0–1.6 V range) - ensures tight core voltage compliance for modern CPUs |
| VID Support | Intel VR11, AMD 5-bit & 6-bit DAC tables - single IC supports dual-platform motherboard designs |
| Current Sensing | Fully differential, continuous DCR sensing with integrated programmable resistors - eliminates external sense resistors and enables precise per-phase current balance |
| Protection Features | Multi-tier OVP/UVP/OCP, open-sense-line detection, thermal shutdown at 160°C - safeguards microprocessor and power stage |
Pinout & Package
ISL6313BIRZ-T is housed in a 36-lead, 6 mm × 6 mm, 0.5 mm pitch TQFN package (Pb-free, RoHS compliant) with exposed thermal pad. Pin assignment follows standard top-view layout as documented in FN6809 Rev 0.00.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Bias supply input | +5 V ±5% supply for internal logic; requires 0.1 µF ceramic decoupling |
| PVCC | Gate driver power supply | +5 V to +12 V adjustable bias for UGATE/LGATE drivers; enables optimized MOSFET switching performance |
| EN | Enable input | Threshold-sensitive (~0.85 V) enable; disables all regulation and drivers when low |
| VID0–VID7 | DAC reference inputs | 8-bit digital interface for microprocessor voltage identification; supports Intel VR11 and AMD 5-/6-bit encoding |
| VSEN / RGND | Remote voltage sensing pair | Differential sensing of CPU core voltage and local ground to compensate PCB IR drop |
| ISEN1± / ISEN2± | Phase current sense inputs | Fully differential inputs for DCR-based current sensing on each phase; enable per-cycle current balance |
| UGATE1 / LGATE1 / UGATE2 / LGATE2 | Integrated gate drivers | Direct drive outputs for high- and low-side MOSFETs; eliminate need for external drivers |
| PHASE1 / PHASE2 | High-side source return | Return path for upper MOSFET sources; used for shoot-through protection and bootstrap charging |
| BOOT1 / BOOT2 | Bootstrap supply inputs | Internal bootstrap diodes charge external capacitors to generate floating gate drive for high-side FETs |
| RSET | Current sense resistor programming | Single external resistor sets internal DCR sense gain; no external sense resistors required |
| OFS | Reference offset control | External resistor to VCC or GND generates positive/negative DC offset for fine-tuning output voltage |
| DVC | Dynamic VID compensation | RC network to FB pin smooths voltage transitions during VID code changes, preventing overshoot/undershoot |
| APA | Adaptive Phase Alignment threshold | Resistor to COMP sets trip level (e.g., 500 mV) for synchronized multi-phase turn-on during large transients |
| PGOOD | Power-good status output | Open-drain signal indicating regulated output is within OVP/UVP window post-soft-start |
Key Features
| Feature | Design Value |
|---|---|
| Integrated two-phase drivers | Eliminates four external gate drivers, reducing BOM count, PCB area, and layout complexity in CPU VRMs |
| Active Pulse Positioning (APP) | Enables sub-cycle PWM edge placement for <100 ns response to high di/dt load steps, reducing bulk capacitor count |
| Adaptive Phase Alignment (APA) | Forces simultaneous phase activation during large transients, improving initial voltage recovery by up to 30% vs. interleaved-only operation |
| Fully differential DCR current sensing | Provides cycle-by-cycle per-phase current measurement without sense resistors, enabling <±1% channel current imbalance |
| Dual-platform VID support | Hardware-selectable Intel VR11 or AMD mode via SS pin, enabling single-design motherboard compatibility across CPU families |
| Dynamic VID compensation (DVC) | External RC network on DVC pin actively filters DAC step transitions, limiting VID-induced output deviation to <15 mV |
Applications
| Desktop CPU Power Delivery | Laptop CPU Voltage Regulator |
|---|---|
Use Scenario: Mainboard VRM supplying core voltage to Intel Core i7 or AMD Ryzen processors under dynamic workloads. IC Role / Device Role / Timing Role: Primary two-phase PWM controller managing gate timing, current balancing, and VID decoding for CPU VDD. Use Value: Enables ±0.5% voltage accuracy across -40°C to +85°C and reduces output capacitance by 35% via APP+APA transient optimization. | Use Scenario: Compact, thermally constrained notebook motherboard delivering 1.0–1.35 V to mobile CPUs with aggressive power states. IC Role / Device Role / Timing Role: Integrated driver PWM controller performing remote sensing, load-line programming, and dynamic VID compensation. Use Value: Eliminates four external drivers and supports AMD 6-bit VID, simplifying design while meeting JEDEC mobile voltage tolerance specs. |
| Server Processor VRM | Gaming GPU Core Supply |
Use Scenario: Dual-socket server board regulating core voltage for Xeon Scalable or EPYC processors with multi-rail redundancy. IC Role / Device Role / Timing Role: Two-phase controller operating in parallel configurations with precise channel current balance and thermal derating. Use Value: Achieves <±0.8% inter-phase current mismatch at full load, extending MOSFET lifetime and reducing thermal hotspots. | Use Scenario: High-performance graphics card delivering transient-heavy 0.8–1.2 V to GPU cores during gaming or compute workloads. IC Role / Device Role / Timing Role: Fast-response PWM controller using APA to synchronize phases during 50 A/µs GPU load steps. Use Value: Reduces peak output voltage droop by 42 mV compared to non-APA controllers, maintaining GPU stability during frame rendering bursts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multiphase buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6312IRZ-T | Single-phase version with identical VID support, package, and feature set; lacks second phase driver and ISEN2 pins | Suitable only for lower-current CPUs (<60 A); cannot replace ISL6313BIRZ-T in two-phase layouts without redesign | Select when board space or cost constraints mandate single-phase operation with same thermal rating and VID compatibility |
| RT8803AGQW | Two-phase controller with integrated drivers, but uses external current sense resistors and lacks APA/APP; supports only Intel VR12.5 | Requires additional sense resistors and does not support AMD platforms; offers higher max frequency (1.8 MHz) but slower transient response | Choose for Intel-only designs needing >1.5 MHz switching where APP/APA benefits are secondary to frequency headroom |
Compared with ISL6313BIRZ-T, ISL6312IRZ-T reduces phase count and integration but retains identical VID flexibility and thermal spec, while RT8803AGQW trades platform compatibility and advanced transient features for higher base frequency and different sensing architecture.
Availability
ISL6313BIRZ-T is available at Aetrix Electronics and suitable for desktop CPU power delivery, laptop VRMs, server processor regulation, and GPU core supply requiring stable component supply across industrial temperature ranges and long-lifecycle production programs.
Supply support for ISL6313BIRZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation acquired Intersil in 2017 and maintains full technical and supply chain continuity for its analog and power management portfolio.
The ISL6313BIRZ-T belongs to Renesas' high-performance CPU/GPU voltage regulator controller product line, engineered specifically for multi-phase core power delivery in x86 and AMD64 computing platforms with emphasis on transient response, accuracy, and platform interoperability.
FAQ
What is the maximum supported switching frequency for ISL6313BIRZ-T?
The ISL6313BIRZ-T supports an adjustable switching frequency up to 1.5 MHz per phase, set via an external resistor on the FS pin. At 25°C, the typical oscillator accuracy is ±10% for the ISL6313BIRZ variant, and the frequency remains stable across its -40°C to +85°C operating range. This high-frequency capability enables smaller inductors and reduced output capacitance in space-constrained CPU VRM designs.
Does ISL6313BIRZ-T support both Intel and AMD microprocessors?
Yes, ISL6313BIRZ-T natively supports both Intel VR11 and AMD microprocessors through hardware-configurable VID decoding. The SS pin selects the mode: tied to ground for Intel VR11, or to VCC for AMD (5-bit or 6-bit DAC tables). VID0–VID7 accept TTL-level inputs, and internal pull-up/pull-down currents adapt automatically to each platform's logic thresholds, ensuring reliable operation without external level-shifting.
How does ISL6313BIRZ-T achieve current balancing between its two phases?
The ISL6313BIRZ-T achieves per-cycle current balancing using fully differential, continuous DCR current sensing on ISEN1± and ISEN2±. It computes the average channel current (IAVG) and compares each phase's sensed current against it, dynamically adjusting PWM pulse widths to force error toward zero. This patented method maintains <±1% inter-phase current mismatch across load and temperature, critical for thermal uniformity and reliability in high-power CPU VRMs.
What is the purpose of the APA pin on ISL6313BIRZ-T?
The APA pin on ISL6313BIRZ-T sets the trip threshold for Adaptive Phase Alignment, a proprietary feature that synchronizes both phases during large load transients. A resistor (RAPA) from APA to COMP establishes the DC offset (e.g., 500 mV); when the COMP voltage exceeds APA by this amount, all channels turn on simultaneously. This accelerates initial voltage recovery, reducing droop by up to 42 mV in GPU applications, and is configured independently of other control loops.
Can ISL6313BIRZ-T operate in single-phase mode?
Yes, ISL6313BIRZ-T can be configured for single-phase operation by tying the ISEN2- pin to VCC, which disables Channel 2. In this mode, only UGATE1, LGATE1, PHASE1, BOOT1, and ISEN1± are active; all Channel 2 pins (UGATE2, LGATE2, etc.) must remain unconnected. The controller retains full functionality-including VID decoding, remote sensing, and protection-while operating as a high-current single-phase regulator.
ISL6313BIRZ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 36-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Controller, Intel VR11, AMD CPU
- Voltage - Input:
- 5V ~ 12V
- Number of Outputs:
- 1
- Voltage - Output:
- 0.5V ~ 1.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 36-TQFN (6x6)
ISL6313BIRZ-T FAQ
1.How can I place an order for ISL6313BIRZ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6313BIRZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6313BIRZ-T reliable?
The price and inventory of ISL6313BIRZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6313BIRZ-T is usually 5 days.
3.What payment methods are accepted for ISL6313BIRZ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6313BIRZ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6313BIRZ-T?
ISL6313BIRZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6313BIRZ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6313BIRZ-T?
For technical support, including ISL6313BIRZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6313BIRZ-T requirements.
6.How does Aetrix verify that ISL6313BIRZ-T is sourced from the original manufacturer or authorized distributors?
All ISL6313BIRZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6313BIRZ-T meets industry standards.
7.What is the process for return or replacement of ISL6313BIRZ-T?
All ISL6313BIRZ-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL6313BIRZ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6313BIRZ-T part is unused and in its original packaging.
Return procedure for ISL6313BIRZ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6313BIRZ-T Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
