My Inquiry
My Account
Renesas ISL6323BCRZ-TR5381
- Part No.:
- ISL6323BCRZ-TR5381
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
ISL6323BCRZ-TR5381.pdf
- Description:
- IC REG CTRLR AMD SVI 2OUT 48QFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,031
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6323BCRZ-TR5381 from Renesas Electronics (formerly Intersil) is a monolithic dual PWM hybrid controller for AMD SVI/PVI split-plane and uniplane processors. It integrates a 2–4-phase VR controller for VDD core and a single-phase controller for VDDNB, supports ±0.6% system accuracy over temperature, selectable switching frequency up to 1 MHz, and differential remote voltage sensing - deployed in high-performance desktop and server CPU power delivery.
For engineers reviewing the ISL6323BCRZ-TR5381 datasheet, ISL6323BCRZ-TR5381 pinout, ISL6323BCRZ-TR5381 application, or ISL6323BCRZ-TR5381 equivalent, key selection considerations include SVI/PVI interface mode configuration, droop-enabled load-line programming, DCR-based current sensing for channel balancing, phase shedding via PSI_L, and QFN-48 package thermal performance at 0°C to +70°C ambient.
Technical Context
The ISL6323BCRZ-TR5381 implements two independent control loops: a multi-phase (2–4-phase) loop with adaptive phase alignment (APA), dual-edge modulation, and fully differential continuous DCR current sensing for core voltage regulation; and a dedicated single-phase loop with identical sensing architecture for Northbridge (VDDNB) regulation. Both loops support simultaneous digital soft-start and share VID interface logic.
It operates in either SVI (2-wire serial) or PVI (6-bit parallel) mode selected by VID1/SEL prior to EN assertion, with distinct pin mappings for VID0/VFIXEN, VID2/SVD, and VID3/SVC. Droop control is enabled/disabled via FS pin connection (to GND or VCC), directly affecting load-line programming capability in the multi-phase section.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Temp Range | 0°C to +70°C - validated for commercial-grade motherboard CPU VRM applications |
| Package | 48-lead 7×7 mm QFN - exposed thermal pad enables ≤27°C/W θJA in standard PCB layout |
| Switching Frequency | Up to 1 MHz - adjustable via external resistor on FS pin; supports high-density, low-inductance designs |
| Core Voltage Accuracy | ±0.6% over temperature - achieved via differential remote sensing (VSEN/RGND) and precision internal DAC |
| VID Interface Support | AMD SVI (2-wire clock/data) and PVI (6-bit parallel) - mode selected by VID1/SEL state at EN rising edge |
| Droop Control | Enabled when FS tied to GND - provides programmable output impedance for reduced bulk capacitor count |
| Phase Shedding | PSI_L input triggers reduction from 4-phase to 2-phase operation - improves light-load efficiency without firmware intervention |
Pinout & Package
ISL6323BCRZ-TR5381 is housed in a 48-lead, 7 mm × 7 mm, 0.5 mm pitch QFN package with exposed thermal pad (PKG DWG # L48.7x7). The package supports reflow per IPC/JEDEC J-STD-020 Pb-free profile and provides low thermal resistance (θJC = 2°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VID1/SEL | Mode Selection Input | Latched at EN rising edge to configure SVI (LO) or PVI (HI); determines function of VID0/VFIXEN, VID2/SVD, VID3/SVC pins |
| VSEN / RGND | Core Remote Sense Inputs | Differential pair connected to processor VDDFB[H,L]; enables ±0.6% regulation accuracy despite PCB IR drop |
| ISEN1+ to ISEN4− | Multi-phase DCR Current Sense | Eight-pin differential interface per phase for continuous, fully differential current monitoring and channel balancing |
| UGATE1/2, LGATE1/2 | Integrated Gate Drivers | Drive upper/lower MOSFETs directly; 12 Ω total drive resistance (source + sink) enables fast 10–26 ns switching transitions |
| PHASE1/2, PHASE_NB | High-Side Source Return | Return path for upper gate drivers; used for overcurrent detection via VPHASE-to-GND monitoring |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive Phase Alignment (APA) | Adjustable trip level via APA-to-COMP resistor; dynamically aligns phase timing to minimize transient undershoot during load steps |
| Dual-Edge Modulation | Enables immediate PWM edge placement within switching cycle - reduces initial response latency to high di/dt transients |
| PSI_L Phase Shedding | Hardware-triggered reduction from 4-phase to 2-phase operation - maintains regulation while cutting driver losses at light load |
| Simultaneous Digital Soft-Start | Coordinated ramp-up of both core and NB outputs - prevents sequencing conflicts and ensures stable power-on reset |
| Multi-tiered Overvoltage Protection | Three-level OVP (core/NB/PWROK) with 50 mV hysteresis - prevents false trips while ensuring rapid shutdown on fault |
Applications
| Desktop CPU Power Delivery | Server Processor VRM |
|---|---|
Use Scenario: High-current core voltage regulation for AMD Phenom II and early FX-series CPUs on ATX motherboards. IC Role / Device Role / Timing Role: Dual-loop PWM controller managing 4-phase VDD and 1-phase VDDNB with SVI interface handshake and droop-based load-line tuning. Use Value: Enables <1% output deviation under 30 A load step with <10 µs recovery, reducing required bulk capacitance by 40% vs. non-droop designs. | Use Scenario: Dual-rail power management for dual-socket Opteron platforms requiring independent core and Northbridge regulation. IC Role / Device Role / Timing Role: Monolithic hybrid controller executing PVI mode for legacy compatibility while supporting phase shedding to meet 80 PLUS Titanium standby efficiency targets. Use Value: Eliminates need for discrete NB controller IC, saving 22 mm² PCB area and simplifying BOM with single 48-pin QFN footprint. |
| Embedded Workstation Platform | Industrial CPU Module |
Use Scenario: Compact CPU power solution in fanless embedded systems where thermal headroom is constrained. IC Role / Device Role / Timing Role: Core VR controller operating in 2-phase mode (internal drivers) with PSI_L-driven phase shedding and 500 kHz fixed-frequency operation. Use Value: Achieves 92% peak efficiency at 15 A load while maintaining junction temperature <105°C on 2-layer 1 oz copper board. | Use Scenario: Long-lifecycle CPU power for industrial automation controllers requiring extended temp validation and RoHS compliance. IC Role / Device Role / Timing Role: Temperature-stable dual-output controller with ±0.6% core accuracy over 0°C to +70°C and Pb-free QFN packaging. Use Value: Guarantees consistent VID decoding and regulation across full commercial temperature range without calibration drift. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output CPU voltage regulator controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6323BIRZ | Same die, -40°C to +85°C extended temperature grade; identical pinout and electrical specs | Required for industrial/server environments with wider ambient range; higher cost due to extended qualification | Select ISL6323BIRZ when operating beyond 0°C–70°C or requiring automotive-qualified thermal margin |
| RT8803AZQW | Single-chip dual-controller with integrated MOSFET drivers; supports Intel IMVP-7, not AMD SVI/PVI; no PSI_L phase shedding | Designed for Intel Core i-series CPUs; incompatible VID protocol and phase-control logic | Only viable if migrating to Intel platform and redesigning VID interface and phase sequencing firmware |
Compared with ISL6323BIRZ, ISL6323BCRZ-TR5381 trades extended temperature operation for lower cost and tighter supply chain availability in commercial desktop applications; compared with RT8803AZQW, it provides native AMD interface support and hardware phase shedding but requires external drivers for >2-phase configurations.
Availability
ISL6323BCRZ-TR5381 is available at Aetrix Electronics and suitable for desktop motherboard design, server VRM development, and embedded CPU power delivery requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for ISL6323BCRZ-TR5381 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation acquired Intersil in 2017 and maintains full technical and manufacturing continuity for its analog and power management portfolio, including legacy Intersil CPU VR controllers.
The ISL6323BCRZ-TR5381 belongs to Renesas' high-precision CPU voltage regulator controller product line, engineered specifically for AMD processor power delivery with SVI/PVI interface compliance, multi-phase scalability, and thermal-aware phase management.
FAQ
What interface protocols does the ISL6323BCRZ-TR5381 support?
The ISL6323BCRZ-TR5381 supports both AMD Serial VID (SVI) and Parallel VID (PVI) interfaces. Mode selection is determined by the logic level on VID1/SEL at the rising edge of the EN signal: low enables SVI (with VID0/VFIXEN, VID2/SVD, VID3/SVC functioning as clock/data/control), and high enables PVI (with those pins acting as VID0–VID3 inputs). ISL6323BCRZ-TR5381 does not support Intel IMVP or other vendor-specific protocols.
How does the ISL6323BCRZ-TR5381 implement phase shedding?
The ISL6323BCRZ-TR5381 implements hardware-based phase shedding via the PSI_L input. When PSI_L is asserted, the controller automatically reduces active phases in the multi-phase core VR section from four to two while maintaining regulation stability and soft-start synchronization. This occurs without firmware involvement and is validated across the full 0°C to +70°C operating range. ISL6323BCRZ-TR5381 does not support dynamic 3-phase or variable-phase configurations - only 2- or 4-phase operation in multi-phase mode.
What is the purpose of the OFS pin on the ISL6323BCRZ-TR5381?
The OFS pin on the ISL6323BCRZ-TR5381 provides programmable DC offset injection into the core voltage feedback loop. By connecting an external resistor between OFS and GND (positive offset) or VCC (negative offset), designers can adjust the regulated output voltage independently of VID code - useful for fine-tuning VDD under varying thermal conditions or compensating for board-level IR drop. ISL6323BCRZ-TR5381 specifies ±31 µA source/sink accuracy for OFS current generation, enabling sub-10 mV offset resolution with standard resistor values.
Can the ISL6323BCRZ-TR5381 drive external MOSFETs without additional drivers?
Yes - the ISL6323BCRZ-TR5381 integrates gate drivers for both the multi-phase core section (UGATE1/LGATE1, UGATE2/LGATE2) and the single-phase Northbridge section (UGATE_NB/LGATE_NB). Each driver supports 5 V to 12 V PVCC bias and delivers sufficient peak current (15 mA source/sink) to directly drive medium-size power MOSFETs (e.g., 20 nC gate charge) at up to 1 MHz. ISL6323BCRZ-TR5381 does not require external drivers for 2-phase operation; for 3- or 4-phase, PWM3/PWM4 outputs drive external drivers like ISL6614.
What protection features are built into the ISL6323BCRZ-TR5381?
The ISL6323BCRZ-TR5381 includes overvoltage protection (OVP) with three-tier thresholds (core, NB, PWROK), undervoltage lockout (UVLO) on VCC and PVCC, overcurrent protection (OCP) with average- and per-channel trip levels, adaptive shoot-through prevention, and thermal shutdown. All protections trigger VDDPWRGD deassertion and initiate soft-restart. ISL6323BCRZ-TR5381 does not include reverse polarity or latch-off after fault - recovery is automatic upon fault clearance and soft-start restart.
ISL6323BCRZ-TR5381 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Controller, AMD SVI
- Voltage - Input:
- 5V ~ 12V
- Number of Outputs:
- 2
- Voltage - Output:
- Up to 2V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-QFN (7x7)
ISL6323BCRZ-TR5381 FAQ
1.How can I place an order for ISL6323BCRZ-TR5381 through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6323BCRZ-TR5381 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6323BCRZ-TR5381 reliable?
The price and inventory of ISL6323BCRZ-TR5381 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6323BCRZ-TR5381 is usually 5 days.
3.What payment methods are accepted for ISL6323BCRZ-TR5381?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6323BCRZ-TR5381 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6323BCRZ-TR5381?
ISL6323BCRZ-TR5381 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6323BCRZ-TR5381 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6323BCRZ-TR5381?
For technical support, including ISL6323BCRZ-TR5381 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6323BCRZ-TR5381 requirements.
6.How does Aetrix verify that ISL6323BCRZ-TR5381 is sourced from the original manufacturer or authorized distributors?
All ISL6323BCRZ-TR5381 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6323BCRZ-TR5381 meets industry standards.
7.What is the process for return or replacement of ISL6323BCRZ-TR5381?
All ISL6323BCRZ-TR5381 units undergo pre-shipment inspection (PSI). If there is an issue with ISL6323BCRZ-TR5381, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6323BCRZ-TR5381 part is unused and in its original packaging.
Return procedure for ISL6323BCRZ-TR5381:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6323BCRZ-TR5381 Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
