My Inquiry
My Account
Renesas ISL6328ACRZ
- Part No.:
- ISL6328ACRZ
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
ISL6328ACRZ.pdf
- Description:
- IC REG CTRLR AMD SVI 2OUT 48QFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,977
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6328ACRZ from Renesas (formerly Intersil) is a dual PWM controller IC designed for AMD SVI split-plane processor power delivery, integrating a 1–4-phase core voltage (VDD) regulator and a single-phase Northbridge (VDDNB) regulator. It supports ±0.6% system accuracy over temperature, selectable switching frequency up to 1 MHz, and temperature-compensated DCR current sensing for load-line droop regulation. It targets high-efficiency desktop/server CPU VRMs.
For engineers reviewing the ISL6328ACRZ datasheet, ISL6328ACRZ pinout, ISL6328ACRZ application, or ISL6328ACRZ equivalent, this page delivers verified technical context, validated pin functions, real-world application mappings, and two confirmed alternative controllers - all aligned to the commercial-grade ISL6328ACRZ (0°C to +70°C, 48-lead QFN).
Technical Context
The ISL6328ACRZ implements a dual-loop architecture: one multiphase (1–4 phase) PWM controller with integrated gate drivers for VDD, and a separate single-phase PWM controller with integrated driver for VDDNB. It uses fully differential, continuous DCR current sensing across all phases and the NB channel to enable precise channel current balancing and temperature-compensated load-line programming.
Its control features include Adaptive Phase Alignment (APA), dual-edge modulation for fast di/dt transient response, PSI_L–driven phase shedding, and active pulse positioning modulation. The serial VID (SVI) interface operates up to 3.4 MHz and supports dynamic VID, pre-PWROK metal VID, and SVID-compliant voltage setting for AMD processors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Output Type | 1–4-phase synchronous buck controller with integrated UGATE/LGATE drivers for VDD |
| Northbridge Output Type | Single-phase synchronous buck controller with integrated UGATE/LGATE drivers for VDDNB |
| System Accuracy | ±0.6% over 0°C to +70°C for VDAC > 1.000 V - enables tight core voltage regulation under thermal stress |
| Switching Frequency Range | 150 kHz to 1.5 MHz - selectable via external resistor on FS pin; supports high-frequency, low-inductance designs |
| Current Sensing | Fully differential, continuous DCR sensing with TCOMP1/TCOMP2 temperature compensation - enables accurate load-line droop and per-phase current balance |
| SVI Interface Speed | Up to 3.4 MHz clock rate - meets AMD SVI timing requirements for rapid VID updates during load transitions |
| OCP Architecture | Dual-tier: instant (IDD_SPIKE) and delayed overcurrent protection - allows high-current transient tolerance without false trips |
Pinout & Package
ISL6328ACRZ is housed in a 48-lead, 6 mm × 6 mm QFN package (RoHS-compliant, L48.6x6B) with exposed thermal pad. Pin count and layout match the ISL6328A datasheet (FN7986 Rev 1.00, Page 6).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| UGATE1, UGATE2 | Upper MOSFET gate drive outputs (Phases 1 & 2) | Drive upper FETs directly; include adaptive shoot-through protection and bootstrap monitoring |
| LGATE1, LGATE2 | Lower MOSFET gate drive outputs (Phases 1 & 2) | Drive lower FETs directly; monitored for turn-off detection to prevent shoot-through |
| PHASE1, PHASE2 | High-side source return nodes | Provide return path for UGATE1/UGATE2; used for high-side RDS(on) sensing and OCP |
| ISEN1+ to ISEN4−, ISEN_NB+ | Differential current sense inputs | Enable per-channel DCR-based current measurement for load-line droop, balancing, and OCP |
| SVC, SVD | Serial VID clock and bidirectional data lines | Interface directly with AMD processor SVI bus; support dynamic VID and metal VID modes |
| DRPCTRL | Droop control configuration input | Selects core/NB droop enable states via external resistor; sets active phase count in PSI mode |
| PSI_L (via EN pin function) | Power Savings Mode enable input | Triggers phase shedding and diode emulation; requires ~0.85 V threshold on EN pin |
Key Features
| Feature | Design Value |
|---|---|
| Integrated multiphase + single-phase gate drivers | Reduces external component count by eliminating 6 discrete drivers; simplifies layout and improves noise immunity |
| Temperature-compensated DCR current sensing | Enables stable load-line droop across 0°C to +70°C ambient without calibration; supports bulk capacitor reduction |
| Adaptive Phase Alignment (APA) | Automatically adjusts phase timing to minimize output ripple and improve transient response under varying load conditions |
| Dual-edge modulation | Delivers faster initial response to high-di/dt load steps (e.g., CPU burst activity) compared to standard PWM edge control |
| Two-tier overcurrent protection | Allows temporary high-current spikes (e.g., startup, turbo boost) while maintaining robust fault coverage for sustained overload |
Applications
| Desktop CPU Power Delivery | Server Processor VRM |
|---|---|
|
Use Scenario: Powering AMD Phenom II or FX-series CPUs with split-plane VDD/VDDNB rails. IC Role / Device Role / Timing Role: Dual-output VR controller managing core voltage regulation (multiphase) and Northbridge voltage (single-phase) via SVI interface. Use Value: Enables ±0.6% system accuracy and fast transient response required for stable overclocked operation and multi-threaded workloads. |
Use Scenario: High-density 1U server motherboard delivering regulated power to AMD Opteron processors. IC Role / Device Role / Timing Role: Primary VR controller implementing phase shedding (PSI_L), droop regulation, and DCR-based current sharing across 4-phase core rail. Use Value: Reduces thermal stress and improves efficiency at light-to-moderate loads via automatic phase reduction and optimized gate drive voltage (GVOT). |
| AMD SVI Reference Design | Embedded Computing Platform |
|
Use Scenario: OEM reference board validating AMD SVI protocol compliance and dynamic VID behavior. IC Role / Device Role / Timing Role: SVI master interface controller supporting 3.4 MHz clock, pre-PWROK metal VID, and dynamic voltage scaling during runtime. Use Value: Provides full SVI feature set out-of-box - including APA, soft-start sequencing, and PWROK synchronization - accelerating platform bring-up. |
Use Scenario: Industrial embedded system using AMD G-Series APUs requiring compact, thermally efficient power solution. IC Role / Device Role / Timing Role: Dual-rail controller delivering tightly regulated VDD (1–2 phase) and VDDNB (1 phase) in space-constrained 6×6 mm footprint. Use Value: Leverages integrated drivers and QFN thermal pad to meet 70°C ambient derating without heatsinks or airflow dependency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output processor VR controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6328CRZ | Same pinout and functionality but rated for -40°C to +85°C industrial temp range; lacks PSI_L phase-shedding support in datasheet. | Preferred for extended-temperature industrial or telecom systems where light-load efficiency is secondary to thermal margin. | Select ISL6328CRZ only if operating beyond 0°C to +70°C or when PSI_L functionality is not required. |
| RT8802A | Single-chip dual-controller with 3-phase core + 1-phase NB, supports Intel IMVP-7/8, not AMD SVI; no integrated DCR temperature compensation. | Targets Intel-based platforms; requires different VID interface logic and lacks SVI-specific features like metal VID or SVD bidirectionality. | Choose RT8802A only for Intel-compatible designs; not a functional substitute for AMD SVI applications. |
Compared with ISL6328ACRZ, ISL6328CRZ extends temperature range but removes PSI_L optimization, while RT8802A serves Intel ecosystems with distinct interface and control logic - neither offers drop-in compatibility for AMD SVI systems.
Availability
ISL6328ACRZ is available at Aetrix Electronics and suitable for desktop CPU power delivery, server VRMs, AMD SVI reference designs, and embedded computing platforms requiring stable component supply across commercial temperature range (0°C to +70°C).
Supply support for ISL6328ACRZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics acquired Intersil in 2017 and maintains full product support, documentation, and manufacturing continuity for legacy Intersil power management ICs.
The ISL6328ACRZ belongs to Renesas' high-performance CPU voltage regulator controller family, engineered specifically for AMD's SVI protocol and split-plane processor architectures requiring precision dual-rail regulation.
FAQ
What is the operating temperature range of the ISL6328ACRZ?
The ISL6328ACRZ is specified for commercial operation from 0°C to +70°C ambient temperature. This range is explicitly defined in the ordering information table (FN7986 Rev 1.00, Page 8) and applies to all electrical specifications marked with boldface limits. Thermal resistance values (θJA = 27°C/W) and maximum junction temperature (+150°C) further confirm its suitability for convection-cooled desktop and entry-level server environments where ambient stays within this window. The ISL6328ACRZ must not be operated outside this range without derating analysis.
Does the ISL6328ACRZ support AMD SVI protocol natively?
Yes, the ISL6328ACRZ natively supports AMD Serial VID (SVI) protocol via dedicated SVC (clock) and SVD (bidirectional data) pins. It handles up to 3.4 MHz clock rates, supports pre-PWROK metal VID mode, dynamic VID updates, and full SVI command decoding per FN7986 datasheet Section "Serial VID Interface (SVI)". The ISL6328ACRZ is explicitly designed for AMD processors requiring SVI-based voltage control - not Intel IMVP or other interfaces.
How does the ISL6328ACRZ implement load-line (droop) regulation?
The ISL6328ACRZ implements load-line regulation using fully differential, continuous DCR current sensing with temperature compensation via TCOMP1/TCOMP2 pins. Droop magnitude is programmed via the DRPCTRL pin resistor network, enabling four combinations of core/NB droop enable states. The controller injects a current proportional to sensed load into the feedback loop, creating a controlled voltage drop (e.g., 0.5 mV/A) that improves transient response and reduces output capacitance requirements - all verified in the "Load-line (Droop) Regulation" section (Page 18) of FN7986.
Can the ISL6328ACRZ operate in 1-phase or 2-phase mode without external drivers?
Yes, the ISL6328ACRZ supports 1-phase or 2-phase operation for the core rail using its integrated UGATE1/LGATE1 and UGATE2/LGATE2 drivers - no external drivers required. Configuration is handled internally; unused phases (e.g., PWM3/PWM4) are disabled by tying corresponding ISEN− pins to +5V. The datasheet confirms this flexibility in the "Features" list ("1 or 2-phase operation with internal drivers") and Figure 5 (Typical Application), where only two phases are shown active with integrated drives.
What protection features does the ISL6328ACRZ provide for overcurrent events?
The ISL6328ACRZ provides multitiered overcurrent protection: (1) Instant overcurrent trip (IDD_SPIKE) triggered by peak current exceeding thresholds (e.g., 141 µA on ISEN_AVG); (2) Delayed OCP using the OCP pin capacitor time constant; and (3) Individual channel limiting. It also includes overvoltage (OVP), undervoltage (UV), open-sense-line, and adaptive shoot-through protection. All are detailed in Sections "Fault Monitoring and Protection" and Electrical Specifications (Pages 21–23, 10–11) of FN7986.
ISL6328ACRZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- Controller, AMD SVI
- Voltage - Input:
- 5V ~ 12V
- Number of Outputs:
- 2
- Voltage - Output:
- 0.0125V ~ 1.55V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-QFN (6x6)
ISL6328ACRZ FAQ
1.How can I place an order for ISL6328ACRZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6328ACRZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6328ACRZ reliable?
The price and inventory of ISL6328ACRZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6328ACRZ is usually 5 days.
3.What payment methods are accepted for ISL6328ACRZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6328ACRZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6328ACRZ?
ISL6328ACRZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6328ACRZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6328ACRZ?
For technical support, including ISL6328ACRZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6328ACRZ requirements.
6.How does Aetrix verify that ISL6328ACRZ is sourced from the original manufacturer or authorized distributors?
All ISL6328ACRZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6328ACRZ meets industry standards.
7.What is the process for return or replacement of ISL6328ACRZ?
All ISL6328ACRZ units undergo pre-shipment inspection (PSI). If there is an issue with ISL6328ACRZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6328ACRZ part is unused and in its original packaging.
Return procedure for ISL6328ACRZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6328ACRZ Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
