My Inquiry
My Account
Renesas ISL6328CRZ
- Part No.:
- ISL6328CRZ
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
ISL6328CRZ.pdf
- Description:
- IC REG CTRLR AMD SVI 2OUT 48QFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,963
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6328CRZ from Intersil is a dual PWM controller IC designed specifically for AMD SVI split-plane processor power delivery, delivering tight regulation via one-to-four-phase core voltage (VDD) and single-phase Northbridge (VDDNB) synchronous buck conversion. It integrates gate drivers, supports temperature-compensated droop, differential remote sensing, and PSI_L phase shedding. Used in desktop/server motherboards powering AMD Phenom/AM3-era CPUs.
For engineers reviewing the ISL6328CRZ datasheet, ISL6328CRZ pinout, ISL6328CRZ application, or ISL6328CRZ equivalent, key selection criteria include SVI interface compatibility with AMD processors, 48-pin QFN package layout constraints, dual-output load-line programming capability, and phase-shedding behavior under light-load conditions.
Technical Context
The ISL6328CRZ implements a hybrid dual-controller architecture: a multi-phase VR controller (1–4 phases) for CPU core voltage with integrated drivers and DCR-based current sensing, plus a dedicated single-phase controller for Northbridge voltage. It uses fully differential remote sensing on both outputs with ±0.6% system accuracy over 0°C to +70°C.
Control features include Adaptive Phase Alignment (APA), Active Pulse Positioning Modulation, dual-edge modulation for high di/dt transient response, and temperature-compensated DCR current sensing for channel balancing and load-line programming. The SVI serial interface operates up to 3.4MHz and supports dynamic VID updates.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Temp Range | 0°C to +70°C - Validated for commercial motherboard environments without extended thermal derating. |
| Switching Frequency | Up to 1MHz - Programmable via external resistor on FS pin; enables compact magnetics and low output ripple. |
| Core Voltage Accuracy | ±0.6% over temperature - Achieved via differential remote sensing (VSEN/RGND) and precision error amplifiers (COMP/FB). |
| Droop Current Tolerance | Core: 67–85µA (4-phase); NB: 67–83µA - Enables precise load-line slope control for bulk capacitor reduction. |
| Gate Drive Strength | Upper drive: 2.5Ω source / 2.0Ω sink; Lower drive: 1.6Ω source / 1.1Ω sink - Supports fast MOSFET switching with <30ns rise/fall times. |
| SVI Interface Speed | Up to 3.4MHz clock rate - Meets AMD SVI timing requirements for real-time VID updates during CPU state transitions. |
| OCP Architecture | Dual-tier: instant (IDROOP/ISEN_AVG) and delayed (OCP pin timer) - Allows high-current throttling (IDD_SPIKE) without false trips. |
Pinout & Package
ISL6328CRZ is housed in a thermally enhanced 48-lead 6mm × 6mm QFN package (L48.6x6B) with exposed thermal pad. Pin count and layout match Intersil's standard 48-QFN footprint for AMD VR applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PHASE1, PHASE2 | Upper MOSFET source return | Provides low-inductance path for high-side driver return; critical for shoot-through prevention and OCP sensing. |
| UGATE1, UGATE2, UGATE_NB | High-side PWM gate drive outputs | Drive upper MOSFET gates with adaptive dead-time control; monitored for shoot-through detection. |
| LGATE1, LGATE2, LGATE_NB | Low-side PWM gate drive outputs | Drive lower MOSFET gates with fast turn-on/off; used in adaptive shoot-through protection logic. |
| VSEN, VSEN_NB, RGND | Differential remote sense inputs | Connect directly to CPU VDD_SENSE/VSS_SENSE/VDDNB_SENSE pins for ±0.6% regulation accuracy. |
| SVC, SVD | AMD SVI serial clock/data | Bi-directional interface handling VID commands and status feedback per AMD specification. |
| DRPCTRL | Droop configuration input | Resistor-programmable pin selecting core/NB droop enable states and PSI_L active phase count (1 or 2). |
| EN | System enable input | 0.85V threshold enables both controllers; also monitors external driver bias supply via resistor divider. |
| PWROK | System Power Good input | Signals SVI protocol readiness; when high, enables dynamic VID; when low, forces metal VID mode. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated multi-phase + single-phase control | Reduces BOM count by eliminating separate NB controller IC and external gate drivers for 1–2 phase core operation. |
| Temperature-compensated DCR current sensing | Enables accurate channel current balancing and stable load-line regulation across 0°C–70°C ambient range. |
| Adaptive Phase Alignment (APA) | Automatically adjusts phase timing to minimize input/output ripple and improve transient response without manual tuning. |
| PSI_L phase shedding with diode emulation | Drops active core phases at light load while maintaining regulation integrity and reducing switching losses by >30%. |
| Dual-tier overcurrent protection | Separates instantaneous spike handling (IDD_SPIKE) from sustained overload detection, preventing false shutdowns during CPU turbo bursts. |
Applications
| Desktop Motherboard VRM | Server CPU Power Delivery |
|---|---|
Use Scenario: Primary voltage regulator module on AMD AM3/Socket 939 motherboards powering Phenom II and Athlon II processors. IC Role / Device Role / Timing Role: Dual-output SVI controller managing Core (VDD) and Northbridge (VDDNB) rails with synchronized soft-start and independent fault monitoring. Use Value: Enables compliance with AMD's split-plane power architecture while reducing component count and PCB area versus discrete dual-controller solutions. |
Use Scenario: High-density 1U/2U server boards requiring robust, thermally efficient CPU power with support for dynamic frequency scaling. IC Role / Device Role / Timing Role: Core voltage controller implementing APA and droop regulation to maintain stability during rapid load transients from multi-threaded workloads. Use Value: Delivers <1% output deviation during 50A/µs load steps via dual-edge modulation and continuous DCR sensing-critical for memory controller stability. |
| AMD Platform Reference Design | Legacy Industrial Embedded System |
Use Scenario: Intersil-recommended reference design (e.g., ISL6328DEMO1Z) validating SVI timing, droop calibration, and PSI_L entry/exit behavior. IC Role / Device Role / Timing Role: Reference implementation vehicle for AMD's SVI v2.0 specification, including PWROK handshake and metal VID fallback. Use Value: Provides production-ready layout guidelines, compensation network values, and thermal pad solder stencil recommendations for first-pass success. |
Use Scenario: Long-lifecycle industrial control chassis using AMD embedded G-Series APUs where obsolescence management favors mature, documented VRMs. IC Role / Device Role / Timing Role: Fixed-function power controller with no firmware dependencies-immune to BIOS update issues affecting newer digital VRMs. Use Value: Offers guaranteed 0°C–70°C operation with RoHS-compliant 48-QFN packaging and full traceability through Intersil's legacy product support channel. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output processor power controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6328IRZ | Same die, -40°C to +85°C operating range; identical pinout and electrical specs. | Required for extended-temperature industrial or telecom base station deployments. | Select ISL6328IRZ when ambient exceeds +70°C or cold-start below 0°C is required; otherwise ISL6328CRZ suffices. |
| RT8859MZQW | Single-chip dual-output controller supporting Intel IMVP-7/8, not AMD SVI; different pin mapping and SVI register set. | Designed for Intel Core i-series platforms-not interoperable with AMD processors or SVI firmware. | Only consider RT8859MZQW if migrating to Intel platform; no drop-in replacement possible due to protocol and pinout incompatibility. |
Compared with ISL6328IRZ, the ISL6328CRZ trades extended temperature range for lower cost and tighter qualification scope; compared with RT8859MZQW, it provides native AMD SVI support but lacks Intel-specific telemetry and phase-interleaving optimizations.
Availability
ISL6328CRZ is available at Aetrix Electronics and suitable for desktop motherboard design, AMD server VRM development, and legacy industrial embedded systems requiring stable component supply and long-term lifecycle support.
Supply support for ISL6328CRZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) is a semiconductor company specializing in high-performance analog and power management ICs for computing, industrial, and communications markets.
The ISL6328CRZ belongs to Intersil's AMD-optimized VR controller product line, engineered to meet the precise timing, droop, and SVI protocol requirements of AMD Phenom-class processors and their successor platforms.
FAQ
What is the maximum supported switching frequency for ISL6328CRZ?
The ISL6328CRZ supports a selectable switching frequency up to 1MHz, set via an external resistor on the FS pin. At RT = 100kΩ to ground, typical frequency is 250kHz; with RT tied to VCC, it reaches ~255kHz. The full adjustment range spans 150kHz to 1.5MHz, enabling optimization for efficiency vs. size trade-offs in final designs using ISL6328CRZ.
Does ISL6328CRZ support AMD SVI v2.0 protocol?
Yes, ISL6328CRZ fully supports AMD SVI v2.0, including bidirectional SVD communication, SVC clock rates up to 3.4MHz, Pre-PWROK METAL VID mode, and dynamic VID updates during CPU C-state transitions. Its internal logic decodes SVI commands for VDD/VDDNB rail control, making ISL6328CRZ compliant with AMD Phenom II and Athlon II platform specifications.
How does the DRPCTRL pin configure droop behavior in ISL6328CRZ?
The DRPCTRL pin on ISL6328CRZ selects droop enable states for Core and Northbridge rails via an external resistor: grounded = Core On/NB On; tied to VCC = Core Off/NB On; open = Core On/NB Off; 10kΩ to VCC = Core Off/NB Off. It also sets PSI_L active phase count-1 phase if grounded, 2 phases if tied to VCC-enabling precise load-line tuning and light-load efficiency control in ISL6328CRZ designs.
What thermal management provisions exist for ISL6328CRZ?
ISL6328CRZ uses a 48-lead 6×6mm QFN package with exposed thermal pad (θJC = 1°C/W). Recommended layout includes ≥4 thermal vias under the pad connected to inner-layer ground planes. With PVCC = 12V and full 4-phase operation, junction temperature stays within 150°C limit at +70°C ambient when using 2oz copper and adequate airflow-verified in ISL6328CRZ reference designs.
Is ISL6328CRZ pin-compatible with ISL6328IRZ?
Yes, ISL6328CRZ and ISL6328IRZ share identical 48-QFN package (L48.6x6B), pinout, electrical characteristics, and functional behavior. The only difference is operating temperature range: ISL6328CRZ is rated 0°C to +70°C, while ISL6328IRZ extends to -40°C to +85°C. Board designs using ISL6328CRZ can be upgraded to ISL6328IRZ without layout changes.
ISL6328CRZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- Controller, AMD SVI
- Voltage - Input:
- 5V ~ 12V
- Number of Outputs:
- 2
- Voltage - Output:
- 0.0125V ~ 1.55V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-QFN (6x6)
ISL6328CRZ FAQ
1.How can I place an order for ISL6328CRZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6328CRZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6328CRZ reliable?
The price and inventory of ISL6328CRZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6328CRZ is usually 5 days.
3.What payment methods are accepted for ISL6328CRZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6328CRZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6328CRZ?
ISL6328CRZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6328CRZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6328CRZ?
For technical support, including ISL6328CRZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6328CRZ requirements.
6.How does Aetrix verify that ISL6328CRZ is sourced from the original manufacturer or authorized distributors?
All ISL6328CRZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6328CRZ meets industry standards.
7.What is the process for return or replacement of ISL6328CRZ?
All ISL6328CRZ units undergo pre-shipment inspection (PSI). If there is an issue with ISL6328CRZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6328CRZ part is unused and in its original packaging.
Return procedure for ISL6328CRZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6328CRZ Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
