My Inquiry
My Account
Renesas ISL6333BIRZ
- Part No.:
- ISL6333BIRZ
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
ISL6333BIRZ.pdf
- Description:
- IC REG CTRLR VR11 1OUT 48QFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,695
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6333BIRZ from Renesas Electronics (formerly Intersil) is a three-phase buck PWM controller with integrated MOSFET drivers, designed for Intel VR11.1-compliant microprocessor core voltage regulation. It delivers ±0.5% system accuracy over temperature, supports up to 1.0 MHz per-phase switching, and features Active Pulse Positioning (APP), Adaptive Phase Alignment (APA), and diode emulation mode for light-load efficiency in server and desktop CPU power delivery.
For engineers reviewing the ISL6333BIRZ datasheet, ISL6333BIRZ pinout, ISL6333BIRZ application, or ISL6333BIRZ equivalent, this device is selected for high-accuracy, multi-phase VR11.1 systems requiring differential remote sensing, dynamic VID compensation, PSI#-driven phase dropping, and CPURST_N-enabled Eaglelake chipset compatibility - with verified thermal shutdown at 160°C and gate drive rise times under 26 ns.
Technical Context
The ISL6333BIRZ implements a fully differential, continuous DCR current sensing architecture across three phases, using internal programmable current sense resistors set via RSET - eliminating external sense resistors. Its control loop integrates APP modulation and APA circuitry to accelerate initial response to high di/dt load transients, reducing bulk capacitor count.
It features dual-mode operation: full three-phase CCM under normal load, transitioning to single-phase diode emulation mode when PSI# is asserted low - enhanced by CPURST_N input for seamless integration with Intel Eaglelake platforms. The droop function is always enabled, with current-sense offset routed through FB instead of IDROOP.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Temp Range | –40°C to +85°C - qualified for industrial-grade CPU VR applications with extended thermal margin. |
| Switching Frequency | 0.08–1.0 MHz per phase - adjustable via FS resistor; enables optimization for efficiency vs. size in coupled/standard inductor topologies. |
| System Accuracy | ±0.5% (1.0–1.6 V range) - ensures tight core voltage regulation across temperature and load for VR11.1 compliance. |
| Gatedrive Rise Time | UGATE: 26 ns, LGATE: 18 ns (12 V, 3 nF) - supports fast-switching GaN/Si MOSFETs with minimal dead-time loss. |
| VID Interface | 8-bit TTL-compatible input - directly maps to Intel VR11 DAC table for precise core voltage selection. |
| Thermal Shutdown | 160°C trip / 100°C recovery - provides robust protection against sustained overload or airflow failure. |
| Remote Sensing | Differential VSEN/RGND inputs with VDIFF output - compensates for PCB IR drop to maintain accuracy at point-of-load. |
Pinout & Package
ISL6333BIRZ uses a 48-lead 7 mm × 7 mm QFN package (Pb-free, RoHS compliant) with exposed thermal pad. Pin functions are validated per FN6520 Rev 3.00, Pages 3 and 16–17.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Bias supply input | +5 V ±5% supply for internal logic; requires 0.1 µF ceramic decoupling. |
| PVCC1 | LDO input for Channel 1 lower driver | +12 V input feeding internal LDO that regulates BYP1; decouple with 1.0 µF ceramic. |
| PVCC2_3 | Power supply for Channels 2 & 3 lower drivers | +12 V shared rail; eliminates need for separate PVCC2/PVCC3 pins (vs. ISL6333A/C). |
| PUVCC | Upper gate drive bias supply | Configurable +5–12 V input; sets UGATE drive strength and shoot-through immunity. |
| CPURST_N | Eaglelake platform reset coordination | Digital input enabling automatic PSI# state management without external glue logic. |
| PSI# | Power state indicator | Active-low signal triggering phase drop and diode emulation mode for light-load efficiency. |
| IMON | Average output current monitor | Analog voltage output proportional to total load current; used for telemetry and OCP scaling. |
| ISEN1+/–, ISEN2+/–, ISEN3+/– | Phase current sense inputs | Differential inputs for DCR-based current sensing; enable channel balancing and load-line programming. |
| UGATE1/2/3, LGATE1/2/3 | MOSFET gate drivers | Integrated high-/low-side drivers with adaptive non-overlap timing (≤10 ns) and <1.4 Ω sink/source resistance. |
| FB / COMP / VDIFF | Error amplifier interface | FB = inverting input; COMP = output; VDIFF = remote-sense differential output - tied externally for loop compensation. |
Key Features
| Feature | Design Value |
|---|---|
| Intel VR11.1 Compliance | Full support including IMON current monitoring, PSI#-driven phase dropping, and 8-bit VID DAC mapping to VR11 voltage table. |
| CPURST_N Integration | Eliminates external circuitry required for proper PSI# sequencing on Intel Eaglelake chipsets - reduces BOM and layout complexity. |
| Diode Emulation Mode | Enables discontinuous conduction mode during light loads, improving efficiency without external diodes or control ICs. |
| Gate Voltage Optimization | Reduces Channel 1 lower MOSFET gate drive voltage to minimize body diode conduction loss and improve light-load efficiency. |
| Dynamic VID Compensation | DVC pin allows RC network to smooth transient voltage steps during VID changes - prevents overshoot/undershoot during frequency/voltage transitions. |
| Always-Enabled Droop | Droop current flows from FB pin (no IDROOP pin); provides inherent load-line programming without external components or configuration. |
Applications
| Server CPU Power Delivery | Desktop VR11.1 Motherboard |
|---|---|
Use Scenario: Regulating core voltage for dual-socket Xeon processors with dynamic load steps exceeding 100 A/µs. IC Role / Device Role / Timing Role: Three-phase PWM controller managing synchronous buck stages, coordinating phase alignment via APA and transient response via APP. Use Value: Reduces required bulk capacitance by >30% versus legacy controllers due to faster initial transient response and precise DCR current balance. |
Use Scenario: Providing stable 0.8–1.5 V core supply to Intel Core i7/i9 CPUs on ATX motherboards with Eaglelake PCH. IC Role / Device Role / Timing Role: VR11.1-compliant controller interfacing with PCH's CPURST_N and PSI# signals to manage power states across idle, active, and turbo modes. Use Value: Enables seamless transition between 3-phase CCM and 1-phase diode emulation, achieving >90% efficiency at 5 A load without external circuitry. |
| Workstation GPU Core Supply | High-Performance Computing Node |
Use Scenario: Delivering tightly regulated voltage to discrete GPU cores with aggressive VID step requirements during compute workloads. IC Role / Device Role / Timing Role: Precision voltage regulator with differential remote sensing (VSEN/RGND) and dynamic VID compensation (DVC) for clean voltage transitions. Use Value: Maintains ±5 mV regulation accuracy at point-of-load despite 50 mΩ PCB trace resistance, validated over –40°C to +85°C. |
Use Scenario: Powering multi-core ARM or x86 SoCs in edge AI accelerators requiring long-term reliability and thermal resilience. IC Role / Device Role / Timing Role: Industrial-grade controller with 160°C thermal shutdown, 48-pin QFN package, and RoHS-compliant Pb-free finish for extended lifecycle deployment. Use Value: Supports 10+ year production continuity with documented obsolescence management and traceable sourcing from Renesas. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar three-phase VR11.1 buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6333IRZ | Same pinout and feature set but lacks CPURST_N pin and Gate Voltage Optimization Technology; droop disabled by default (IDROOP pin present). | Requires external CPURST_N logic for Eaglelake; lower light-load efficiency due to absence of GVOT and fixed droop enable. | Select ISL6333IRZ only if Eaglelake compatibility is unnecessary and cost sensitivity outweighs efficiency gains. |
| ISL6333CIRZ | Includes CPURST_N but omits diode emulation mode and Gate Voltage Optimization; droop always enabled via FB pin. | Suitable for Eaglelake platforms needing phase-dropping but not diode emulation - e.g., systems with mandatory CCM operation. | Choose ISL6333CIRZ when strict CCM-only operation is mandated and highest light-load efficiency is secondary to platform compatibility. |
Compared with ISL6333IRZ and ISL6333CIRZ, the ISL6333BIRZ uniquely combines CPURST_N integration, diode emulation, and Gate Voltage Optimization - delivering the highest light-load efficiency among VR11.1 controllers while maintaining full Eaglelake compatibility and simplified layout.
Availability
ISL6333BIRZ is available at Aetrix Electronics and suitable for server CPU power delivery, desktop VR11.1 motherboard designs, and high-performance computing node applications requiring stable component supply, industrial temperature range support, and long-term lifecycle assurance.
Supply support for ISL6333BIRZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation acquired Intersil in 2017 and maintains full product support, documentation, and manufacturing continuity for the ISL6333 family.
The ISL6333BIRZ belongs to Renesas' high-performance CPU voltage regulator controller product line, engineered specifically for Intel VR11.1-compliant systems demanding precision regulation, fast transient response, and platform-specific signal coordination (PSI#, CPURST_N).
FAQ
What is the operating temperature range for the ISL6333BIRZ?
The ISL6333BIRZ is rated for –40°C to +85°C ambient operation, matching the industrial temperature grade specified in the FN6520 datasheet. This range ensures reliable performance in server chassis, desktop motherboards, and embedded computing environments where airflow and thermal design vary significantly. The device includes thermal shutdown at 160°C junction temperature with 100°C hysteresis for safety-critical protection.
Does the ISL6333BIRZ support Intel Eaglelake chipset platforms?
Yes, the ISL6333BIRZ explicitly supports Intel Eaglelake platforms via its dedicated CPURST_N input pin, which eliminates the need for external logic to coordinate PSI# state transitions. This feature is confirmed in the FN6520 datasheet Section "Controller Descriptions and Comments" and Typical Application Diagrams on Pages 10–11, where CPURST_N is shown connected directly to the chipset signal.
How does the ISL6333BIRZ implement droop functionality without an IDROOP pin?
The ISL6333BIRZ routes droop current internally to the FB pin instead of providing a dedicated IDROOP pin. As stated in FN6520 Page 4, "The droop pin has been removed and the droop current now flows out of the FB pin. The droop feature is always active." This simplifies PCB layout by removing one external connection while maintaining programmable load-line behavior through standard FB compensation networks.
What are the key differences between ISL6333BIRZ and ISL6333IRZ?
The ISL6333BIRZ adds CPURST_N input and Gate Voltage Optimization Technology (GVOT) versus ISL6333IRZ, and replaces the IDROOP pin with always-enabled FB-based droop. ISL6333IRZ lacks CPURST_N, requires external circuitry for Eaglelake PSI# coordination, and supports optional droop via IDROOP pin - making ISL6333BIRZ superior for platform-integrated, high-efficiency VR11.1 designs.
Can the ISL6333BIRZ operate in two-phase mode?
Yes, the ISL6333BIRZ supports two-phase operation by tying ISEN3– to VCC, as documented in FN6520 Page 17 ("Functional Pin Descriptions"). This configuration disables Channel 3 while retaining full APP, APA, and current-sensing functionality across the remaining two phases - enabling flexible design reuse across dual- and triple-core processor platforms.
ISL6333BIRZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- Controller, Intel VR11
- Voltage - Input:
- 5V ~ 12V
- Number of Outputs:
- 1
- Voltage - Output:
- 0.5V ~ 1.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-QFN (7x7)
ISL6333BIRZ FAQ
1.How can I place an order for ISL6333BIRZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6333BIRZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6333BIRZ reliable?
The price and inventory of ISL6333BIRZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6333BIRZ is usually 5 days.
3.What payment methods are accepted for ISL6333BIRZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6333BIRZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6333BIRZ?
ISL6333BIRZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6333BIRZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6333BIRZ?
For technical support, including ISL6333BIRZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6333BIRZ requirements.
6.How does Aetrix verify that ISL6333BIRZ is sourced from the original manufacturer or authorized distributors?
All ISL6333BIRZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6333BIRZ meets industry standards.
7.What is the process for return or replacement of ISL6333BIRZ?
All ISL6333BIRZ units undergo pre-shipment inspection (PSI). If there is an issue with ISL6333BIRZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6333BIRZ part is unused and in its original packaging.
Return procedure for ISL6333BIRZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6333BIRZ Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
