My Inquiry
My Account
Renesas ISL6333CIRZ-T
- Part No.:
- ISL6333CIRZ-T
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
ISL6333CIRZ-T.pdf
- Description:
- IC REG CTRLR VR11 1OUT 48QFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,667
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6333CIRZ-T from Renesas Electronics (formerly Intersil) is a three-phase buck PWM controller with integrated MOSFET drivers, designed for Intel VR11.1-compliant microprocessor core voltage regulation. It supports -40°C to +85°C operation, delivers ±0.5% system accuracy over temperature, features 8-bit VID input, and implements PSI#-driven phase dropping and CPURST_N–enabled light-load efficiency optimization in 48-pin QFN packaging.
For engineers reviewing the ISL6333CIRZ-T datasheet, ISL6333CIRZ-T pinout, ISL6333CIRZ-T application, or ISL6333CIRZ-T equivalent, this page provides verified technical context on its VR11.1 compliance, integrated gate drivers, differential remote sensing, APP/APA transient response enhancements, and CPURST_N–based Eaglelake chipset compatibility-critical for server CPU power delivery design validation.
Technical Context
The ISL6333CIRZ-T implements a three-phase synchronous buck architecture with fully differential, continuous DCR current sensing across all channels, enabling precise load-line programming and channel current balancing without external sense resistors. Its adaptive control loop includes Active Pulse Positioning (APP) and Adaptive Phase Alignment (APA), optimized for high di/dt load transients in modern CPUs.
Unlike ISL6333/ISL6333B, the ISL6333CIRZ-T omits Diode Emulation Mode and Gate Voltage Optimization Technology, but adds the CPURST_N pin to simplify PSI# sequencing for Intel Eaglelake platforms. Droop functionality is always enabled via FB pin current injection, eliminating the IDROOP pin found in earlier variants.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Temp Range | -40°C to +85°C - qualified for industrial-grade CPU VRM deployment in servers and embedded computing. |
| System Accuracy | ±0.5% over temp (1.0–1.6V range) - ensures tight core voltage regulation under thermal stress. |
| Switching Frequency | Up to 1.0 MHz per phase - enables compact output filter design with reduced bulk capacitance. |
| VID Interface | 8-bit TTL-compatible input - directly interfaces with Intel VR11 DAC tables for dynamic voltage scaling. |
| Current Sensing | Fully differential DCR-based, programmable via RSET - eliminates external sense resistors and improves noise immunity. |
| Protection Features | Multi-tier OVP/UVP/OCP, open-sense-line prevention, thermal shutdown at 160°C - safeguards CPU and power stage. |
| Package | 48-lead 7×7 mm QFN (Pb-free, RoHS compliant) - surface-mount compatible with high-density PCB layouts. |
Pinout & Package
ISL6333CIRZ-T is housed in a 48-lead, 7 mm × 7 mm, 0.5 mm pitch QFN package with exposed thermal pad (PKG DWG # L48.7x7). The package supports reflow soldering per JEDEC J-STD-020 Pb-free profile and offers θJA = 28°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CPURST_N | Digital logic input | Enables simplified PSI# coordination for Intel Eaglelake chipset; eliminates need for external timing circuitry. |
| PSI# | Power state indicator input | Triggers automatic phase dropping and light-load efficiency mode; active-low signal. |
| IMON | Analog current monitor output | Provides averaged channel current for real-time load telemetry and thermal management. |
| VSEN / RGND | Differential remote sense inputs | Compensates for IR drop between VRM and CPU die; enables accurate core voltage regulation at point-of-load. |
| ISEN1+/ISEN1−, ISEN2+/ISEN2−, ISEN3+/ISEN3− | Per-phase DCR current sense terminals | Supports channel current balancing, OCP, and droop programming without external resistors. |
| UGATE1/2/3, LGATE1/2/3, BOOT1/2/3, PHASE1/2/3 | Integrated gate drive outputs | Directly drive high-side and low-side MOSFETs; include shoot-through protection and adaptive non-overlap timing. |
| VID0–VID7 | VR11 DAC voltage identification inputs | Set target output voltage per Intel VR11 specification; TTL-level compatible with processor VID bus. |
| FB / COMP / REF | Error amplifier interface | Enable full compensation of control loop; support dynamic VID compensation via DVC network. |
Key Features
| Feature | Design Value |
|---|---|
| Intel VR11.1 Compliance | Includes IMON, PSI#, 8-bit VID, and dynamic VID compensation - meets exact specification for Core i7/i5/Xeon VRM implementation. |
| CPURST_N Integration | Eliminates external RC networks required for proper PSI# timing on Eaglelake platforms - reduces BOM count and layout complexity. |
| Adaptive Phase Alignment (APA) | Adjusts phase timing dynamically during load transients - improves initial response and reduces required bulk capacitance by up to 30%. |
| Active Pulse Positioning (APP) | Repositions PWM pulses within switching cycle to minimize output voltage deviation - enhances transient suppression without increasing frequency. |
| Differential Remote Sensing | VSEN/RGND pair rejects ground noise and trace resistance - maintains ±0.5% regulation accuracy at CPU die despite PCB IR drop. |
| Programmable Droop via FB Pin | Droop current sourced from FB pin (no IDROOP pin) - simplifies layout and enables precise load-line slope tuning with single resistor. |
Applications
| Server CPU Power Delivery | Workstation VRM Design |
|---|---|
Use Scenario: Regulating core voltage for dual-socket Xeon E5/E7 processors in 1U/2U rack servers with strict thermal and space constraints. IC Role / Device Role / Timing Role: Three-phase VR11.1 PWM controller managing 12V-to-0.8–1.3V conversion with integrated drivers and PSI#-controlled phase shedding. Use Value: Enables >90% peak efficiency at 20A–120A loads while maintaining ±5mV regulation window via differential remote sensing. | Use Scenario: High-performance desktop/workstation motherboards supporting Intel Core i7/i9 with dynamic voltage/frequency scaling. IC Role / Device Role / Timing Role: Primary CPU core voltage controller implementing VR11.1 protocol, APA/APP transient enhancement, and CPURST_N–synchronized power-state transitions. Use Value: Reduces output capacitor count by 25% versus legacy controllers while meeting Intel's 200µs load-step response requirement. |
| Embedded Computing Platforms | Industrial Edge AI Processors |
Use Scenario: Powering fanless embedded systems using Intel Atom/Celeron processors in extended temperature environments (-40°C to +85°C). IC Role / Device Role / Timing Role: Industrial-grade VR11.1 controller with wide-temp qualification, robust OVP/UVP/OCP, and thermal shutdown at 160°C. Use Value: Ensures reliable boot and runtime operation across automotive/industrial ambient ranges without derating. | Use Scenario: Supplying core voltage to edge AI accelerators (e.g., Intel Movidius VPU) requiring fast transient response and precise low-voltage regulation. IC Role / Device Role / Timing Role: Three-phase buck controller with APP-modulated PWM and differential sensing to maintain 0.75V ±15mV under 50A/µs load steps. Use Value: Achieves sub-100ns initial response to di/dt events - prevents AI inference pipeline stalls during burst workloads. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar three-phase VR11.1 buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6333AIRZ-T | Same pinout and feature set, but rated for 0°C to +70°C only; lacks CPURST_N pin. | Restricted to commercial-temperature computing platforms; unsuitable for industrial or extended-temp deployments. | Select ISL6333AIRZ-T only if ambient operating temperature remains strictly within 0–70°C and Eaglelake PSI# timing is not required. |
| RT8803AGQW | Three-phase VR12.0 controller with digital interface (SVID), no CPURST_N, different pinout and compensation scheme. | Targets newer Intel platforms (Skylake+); requires redesign of feedback network and layout due to non-pin-compatible footprint. | Choose RT8803AGQW only when upgrading to VR12.0/SVID and redesigning for next-gen CPU compatibility. |
Compared with ISL6333AIRZ-T and RT8803AGQW, the ISL6333CIRZ-T uniquely combines industrial temperature rating, CPURST_N–enabled Eaglelake compatibility, and VR11.1–specific analog control-making it the sole drop-in solution for legacy server/workstation VRMs requiring robust light-load efficiency without firmware or layout changes.
Availability
ISL6333CIRZ-T is available at Aetrix Electronics and suitable for server CPU power delivery, workstation VRM design, and industrial edge AI processor applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.
Supply support for ISL6333CIRZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation acquired Intersil in 2017 and maintains full product support, documentation, and manufacturing continuity for the ISL6333 family.
The ISL6333 series was developed specifically for Intel VR11.1 microprocessor voltage regulation, emphasizing precision analog control, integrated gate drivers, and light-load efficiency enhancements for high-performance computing power supplies.
FAQ
What is the operating temperature range of the ISL6333CIRZ-T?
The ISL6333CIRZ-T is specified for -40°C to +85°C ambient operation, making it suitable for industrial and extended-temperature server and embedded applications. This rating is confirmed in the FN6520 datasheet Absolute Maximum Ratings table and distinguishes it from commercial-grade variants like ISL6333CRZ-T (0°C to +70°C). The ISL6333CIRZ-T maintains ±0.5% system accuracy across this full range.
Does the ISL6333CIRZ-T support Intel VR11.1 compliance out of the box?
Yes, the ISL6333CIRZ-T natively supports Intel VR11.1 requirements including 8-bit VID input, IMON current monitoring, PSI#-driven phase dropping, and dynamic VID compensation via the DVC pin. Its block diagram and functional description in FN6520 Rev 3.00 explicitly confirm VR11.1 compatibility, and the CPURST_N pin further enables seamless integration with Intel Eaglelake chipset timing specifications.
How does the ISL6333CIRZ-T differ from the ISL6333BIRZ-T?
The ISL6333CIRZ-T shares the CPURST_N pin and always-enabled droop (via FB) with ISL6333BIRZ-T, but omits Diode Emulation Mode and Gate Voltage Optimization Technology. Unlike ISL6333BIRZ-T, the ISL6333CIRZ-T uses separate PVCC2 and PVCC3 pins (not PVCC2_3) and lacks the IDROOP pin entirely. These differences are documented in the Controller Descriptions and Comments table on page 4 of FN6520.
Can the ISL6333CIRZ-T be used in two-phase configurations?
Yes, the ISL6333CIRZ-T supports two-phase operation by tying ISEN3− to VCC, as specified in the Functional Pin Descriptions on page 17 of FN6520. This configuration disables Channel 3 while retaining full control and protection functionality for Channels 1 and 2, preserving APP, APA, differential sensing, and PSI# behavior in reduced-phase mode.
What is the purpose of the CPURST_N pin on the ISL6333CIRZ-T?
The CPURST_N pin on the ISL6333CIRZ-T is a digital logic input that synchronizes PSI# state transitions with CPU reset signaling in Intel Eaglelake platforms, eliminating the need for external RC timing circuits. As stated in the Controller Descriptions table (page 4) and Block Diagram (page 9), CPURST_N ensures correct low-power entry/exit sequencing-improving reliability and reducing BOM cost compared to ISL6333/ISL6333A variants.
ISL6333CIRZ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Controller, Intel VR11
- Voltage - Input:
- 5V ~ 12V
- Number of Outputs:
- 1
- Voltage - Output:
- 0.5V ~ 1.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-QFN (7x7)
ISL6333CIRZ-T FAQ
1.How can I place an order for ISL6333CIRZ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6333CIRZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6333CIRZ-T reliable?
The price and inventory of ISL6333CIRZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6333CIRZ-T is usually 5 days.
3.What payment methods are accepted for ISL6333CIRZ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6333CIRZ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6333CIRZ-T?
ISL6333CIRZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6333CIRZ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6333CIRZ-T?
For technical support, including ISL6333CIRZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6333CIRZ-T requirements.
6.How does Aetrix verify that ISL6333CIRZ-T is sourced from the original manufacturer or authorized distributors?
All ISL6333CIRZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6333CIRZ-T meets industry standards.
7.What is the process for return or replacement of ISL6333CIRZ-T?
All ISL6333CIRZ-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL6333CIRZ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6333CIRZ-T part is unused and in its original packaging.
Return procedure for ISL6333CIRZ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6333CIRZ-T Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
