My Inquiry
My Account
Renesas ISL6333CRZ-T
- Part No.:
- ISL6333CRZ-T
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
ISL6333CRZ-T.pdf
- Description:
- IC REG CTRLR VR11 1OUT 48QFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,769
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6333CRZ-T from Renesas Electronics (formerly Intersil) is a three-phase buck PWM controller with integrated MOSFET drivers, designed for Intel VR11.1-compliant microprocessor core voltage regulation. It delivers ±0.5% system accuracy over temperature, supports up to 1.0MHz per-phase switching, and features Active Pulse Positioning (APP) modulation and Adaptive Phase Alignment (APA) for fast transient response in high-di/dt CPU load scenarios.
For engineers reviewing the ISL6333CRZ-T datasheet, ISL6333CRZ-T pinout, ISL6333CRZ-T application, or ISL6333CRZ-T equivalent, this device is selected for precision multi-phase VR11.1 power delivery where light-load efficiency via PSI#-controlled phase dropping, differential remote sensing, and integrated DCR current sensing are required - especially in server, desktop, and workstation CPU VRMs.
Technical Context
The ISL6333CRZ-T implements a fully differential, continuous DCR current sensing architecture across three phases, enabling precise channel current balancing and accurate load-line programming without external sense resistors. Its integrated gate drivers support variable upper-drive bias (5V–12V) and include shoot-through protection, adaptive non-overlap timing, and optimized rise/fall times (UGATE: 26ns/18ns; LGATE: 18ns/12ns).
It embeds an 8-bit VID DAC compliant with Intel VR11.1 specifications, dynamic VID compensation (DVC), programmable soft-start slope (0.156–6.25 mV/µs), and dual-tier overvoltage/undervoltage protection triggered relative to the DAC-set reference. The controller operates in either standard or coupled-inductor mode, selected via the FS pin configuration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Topology | Three-phase synchronous buck PWM controller with integrated high- and low-side MOSFET drivers |
| Input Voltage Range | VCC = 4.75–5.25V; PVCC1/PVCC2_3 = 4.75–12.6V; PUVCC = 5–12V - enables flexible gate-drive optimization and robust bias rail design |
| Switching Frequency | Adjustable 80kHz–1.0MHz per phase via external resistor - supports high-density layout and coupled-inductor operation |
| System Accuracy | ±0.5% over temperature (1.000–1.600V range) - ensures tight CPU core voltage tolerance under thermal stress |
| Current Sensing | Fully differential, continuous DCR sensing with integrated programmable RISEN; no external sense resistors required - reduces BOM count and PCB area |
| Protection Features | Multi-tier OV/UV detection, per-channel and average OCP, open-sense-line prevention, thermal shutdown at 160°C - safeguards CPU and power stage |
| VID Interface | 8-bit TTL-compatible VID inputs compliant with Intel VR11.1 DAC table - enables dynamic voltage scaling synchronized with CPU P-states |
Pinout & Package
ISL6333CRZ-T is housed in a 48-lead, 7mm × 7mm QFN package (Pb-free, RoHS-compliant) with exposed thermal pad. Pin assignment matches the ISL6333 family's standardized 48-pin top-view layout.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ISEN1+/ISEN1− | Phase 1 DCR current sense differential input | Connects to RC network across phase 1 inductor for accurate, noise-immune current measurement and channel balancing |
| UGATE1/LGATE1 | Phase 1 upper/lower MOSFET gate drive outputs | Integrated drivers deliver <26ns UGATE rise time and <12ns LGATE fall time; include adaptive non-overlap to prevent shoot-through |
| PHASE1 | Phase 1 high-side switch node | Return path for upper gate drive; connects to source of high-side MOSFET - critical for bootstrap capacitor charging and voltage monitoring |
| VSEN/RGND | Differential remote voltage sense inputs | Enables precision core voltage regulation by compensating for IR drop between VRM and CPU die - improves load-step accuracy |
| IMON | Average output current monitor output | Provides analog voltage proportional to total load current - used for system telemetry, thermal management, and fault logging |
| PSI# | Power State Indicator input | Logic-low signal triggers single-phase operation and diode emulation mode (DEM), reducing quiescent current and improving light-load efficiency |
| VID0–VID7 | VR11.1-compliant voltage identification inputs | Directly select DAC output voltage from Intel VR11 table; internal 40µA pull-ups simplify interface with CPU VID bus |
| RSET | Internal current sense resistor programming | Single external resistor sets effective RISEN value - eliminates need for discrete current sense resistors and associated layout complexity |
Key Features
| Feature | Design Value |
|---|---|
| Intel VR11.1 Compliance | Full support including IMON current monitoring, PSI#-driven phase dropping, and 8-bit VID decoding - ensures seamless integration with Intel Core i-series and Xeon platforms |
| Active Pulse Positioning (APP) | Accelerates initial response to high-di/dt load transients by dynamically repositioning PWM pulses - reduces required bulk capacitance by up to 30% |
| Adaptive Phase Alignment (APA) | Real-time adjustment of phase timing based on load current imbalance - maintains optimal channel current sharing under dynamic loads |
| Gate Voltage Optimization Technology (GVOT) | Reduces lower-MOSFET gate drive voltage on Channel 1 during light load - lowers conduction losses and boosts sub-1A efficiency |
| Power Saving Diode Emulation Mode (DEM) | Disables lower MOSFET during off-time under light load, replacing synchronous rectification with controlled body-diode conduction - eliminates reverse recovery losses |
| Differential Remote Sensing | Compensates for PCB trace resistance between VRM and CPU socket - maintains ±0.5% regulation accuracy at the die, not just at VRM output |
Applications
| Server CPU VRM | Desktop Platform Power |
|---|---|
|
Use Scenario: High-current, multi-core Xeon processor power delivery in 1U/2U rack servers requiring strict VR11.1 compliance and thermal headroom. IC Role / Device Role / Timing Role: Primary three-phase PWM controller managing core voltage (0.6–1.6V), phase alignment, and dynamic VID transitions synchronized to CPU P-state changes. Use Value: APP and APA reduce output voltage deviation during 50A/µs load steps; integrated drivers eliminate 6 external driver ICs, saving >12mm² PCB area. |
Use Scenario: ATX motherboard VRM for Intel Core i7/i9 processors, where light-load efficiency impacts platform idle power and acoustic noise. IC Role / Device Role / Timing Role: Three-phase buck controller executing PSI#-triggered phase shedding and DEM mode below 5A load to minimize quiescent loss. Use Value: GVOT + DEM achieves >90% efficiency at 1A load; differential sensing maintains <10mV droop at CPU die under full 120A load. |
| Workstation Graphics VRM | High-Performance Computing Node |
|
Use Scenario: Dual-CPU or GPU-accelerated workstations demanding stable, low-noise core voltage under burst compute workloads. IC Role / Device Role / Timing Role: Precision voltage regulator using DVC-compensated dynamic VID and RSET-programmed current sensing for consistent load-line behavior. Use Value: Dynamic VID compensation minimizes overshoot during 100mV VID jumps; ±0.5% system accuracy prevents CPU throttling due to voltage error. |
Use Scenario: HPC blade server node with aggressive power density targets and strict reliability requirements across -40°C to +70°C ambient. IC Role / Device Role / Timing Role: Robust three-phase controller with multi-tier OV/UV protection, thermal shutdown at 160°C, and 48-lead QFN for enhanced thermal dissipation. Use Value: Integrated protection logic prevents catastrophic failure during transient faults; QFN package achieves θJA = 28°C/W for sustained 150W operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar three-phase VR11.1 buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6333BIRZ | Includes CPURST_N pin for Eaglelake chipset compatibility; droop function always enabled via FB pin; no IDROOP pin | Required for legacy Intel Eaglelake-based platforms needing coordinated reset signaling with PSI# | Select ISL6333BIRZ only when CPURST_N interface and fixed droop behavior are mandated by platform design |
| RT8803AGQW | Three-phase VR12.5/VR13 controller with digital SVID interface; higher max frequency (1.2MHz); no integrated DCR sensing - requires external resistors | Suitable for newer Intel 10nm/7nm CPUs with SVID protocol; lacks VR11.1-specific PSI# and IMON features | Choose RT8803AGQW for forward-looking SVID designs; avoid for VR11.1 systems requiring IMON telemetry or PSI#-based phase control |
Compared with ISL6333CRZ-T, ISL6333BIRZ adds platform-specific reset coordination but removes user-configurable droop, while RT8803AGQW shifts to digital SVID and higher-frequency operation at the cost of analog VID compatibility and integrated current sensing.
Availability
ISL6333CRZ-T is available at Aetrix Electronics and suitable for server CPU VRMs, high-end desktop motherboards, workstation graphics power stages, and HPC node designs requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for ISL6333CRZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation acquired Intersil in 2017 and continues to support its high-performance analog and power management portfolio, including VR controllers for computing applications.
The ISL6333CRZ-T belongs to Renesas' Intel VR11.1-compliant multi-phase controller product line, engineered specifically for high-efficiency, high-accuracy CPU core voltage regulation in enterprise and enthusiast computing platforms.
FAQ
What is the operating temperature range for the ISL6333CRZ-T?
The ISL6333CRZ-T is rated for 0°C to +70°C ambient operation, as confirmed in the FN6520 datasheet ordering information table. This commercial-grade temperature range aligns with typical desktop and server motherboard environments where airflow and thermal management ensure junction temperatures remain within the absolute maximum of +150°C.
Does the ISL6333CRZ-T support coupled inductors?
Yes, the ISL6333CRZ-T supports coupled inductor operation. The FS pin determines mode: tying the external resistor to VCC configures the controller for coupled-inductor topology, while grounding it selects standard discrete inductor operation - both modes are fully supported per the FN6520 datasheet Section "Functional Pin Descriptions".
How does the ISL6333CRZ-T implement current sensing without external resistors?
The ISL6333CRZ-T uses fully differential, continuous DCR current sensing with integrated programmable current sense resistors. A single external resistor on the RSET pin sets the effective RISEN value, eliminating the need for discrete shunt resistors - confirmed in the "Features" section and Electrical Specifications table of FN6520.
What is the purpose of the IDROOP pin on the ISL6333CRZ-T?
The IDROOP pin on the ISL6333CRZ-T provides average channel-current sense output. When connected directly to the FB pin, it enables output voltage droop proportional to load current - a key feature for accurate load-line programming in VR11.1-compliant systems, as documented in the "Controller Descriptions" and "Typical Application Diagram" sections of FN6520.
Is the ISL6333CRZ-T pin-compatible with other variants like ISL6333BIRZ?
No, the ISL6333CRZ-T is not pin-compatible with ISL6333BIRZ. While both share the same 48-lead QFN package and core pinout, ISL6333BIRZ substitutes the IDROOP pin with CPURST_N and reassigns PVCC2_3 functionality - differences explicitly shown in the separate pinout diagrams and "Controller Descriptions" table of FN6520.
ISL6333CRZ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Controller, Intel VR11
- Voltage - Input:
- 5V ~ 12V
- Number of Outputs:
- 1
- Voltage - Output:
- 0.5V ~ 1.6V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-QFN (7x7)
ISL6333CRZ-T FAQ
1.How can I place an order for ISL6333CRZ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6333CRZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6333CRZ-T reliable?
The price and inventory of ISL6333CRZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6333CRZ-T is usually 5 days.
3.What payment methods are accepted for ISL6333CRZ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6333CRZ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6333CRZ-T?
ISL6333CRZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6333CRZ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6333CRZ-T?
For technical support, including ISL6333CRZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6333CRZ-T requirements.
6.How does Aetrix verify that ISL6333CRZ-T is sourced from the original manufacturer or authorized distributors?
All ISL6333CRZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6333CRZ-T meets industry standards.
7.What is the process for return or replacement of ISL6333CRZ-T?
All ISL6333CRZ-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL6333CRZ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6333CRZ-T part is unused and in its original packaging.
Return procedure for ISL6333CRZ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6333CRZ-T Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
