My Inquiry
My Account
Renesas ISL6367IRZ
- Part No.:
- ISL6367IRZ
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 60-VFQFN Exposed Pad
- Datasheet:
-
ISL6367IRZ.pdf
- Description:
- IC REG IMVP-7 VR12 2OUT 60QFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,945
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6367IRZ from Renesas (formerly Intersil) is a hybrid digital dual-output PWM controller compliant with Intel VR12/IMVP7 specifications, delivering 6+1 phase control for CPU core/memory and peripheral rails. It features EAPP modulation, SMBus/PMBus/I²C programmability, ±0.5% closed-loop accuracy, and auto-phase shedding across 1–6 active phases.
For engineers reviewing the ISL6367IRZ datasheet, ISL6367IRZ pinout, ISL6367IRZ application, or ISL6367IRZ equivalent, key selection considerations include VR12/IMVP7 compliance, dual-output droop control, PSI#-driven phase management, true input current sensing for CFP, and compatibility with ISL6617/ISL6611A drivers.
Technical Context
The ISL6367IRZ implements two independent PWM outputs: VR0 (1–6-phase, core/memory) and VR1 (1-phase, graphics/system agent/I/O), each with differential remote sensing and programmable droop. Its EAPP modulation enables sub-100ns transient response while maintaining phase current balance via linear control and evenly distributed pulses.
It supports SVID-compatible PSI# signaling for dynamic phase reduction (PSI1: 1–2 phases; PSI2/3: single-phase + diode emulation), and integrates dual thermal monitoring (TM/TMS pins) with NTC-based digitized temperature and current-sense compensation. Catastrophic Failure Protection uses true input current sensing, not just output current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Compliance | Intel VR12 and IMVP7 specification compliant - ensures interoperability with 3rd-gen Core i-series CPUs and compatible platforms. |
| Output Configuration | Dual output: VR0 (6-phase max, core/memory); VR1 (1-phase, graphics/system agent/I/O) - enables full platform voltage regulation from single IC. |
| Closed-loop Accuracy | ±0.5% over load, line, and temperature - guarantees tight VOUT regulation critical for CPU stability under dynamic loads. |
| Phase Control | Auto phase shedding (1–6 phases) with PSI#-triggered modes - reduces switching/magnetic losses at light load without sacrificing transient recovery. |
| Current Sensing | Resistor or DCR-based differential sensing on VR0/VR1 + true input current sensing - enables accurate droop, channel balancing, and Catastrophic Failure Protection (CFP). |
| Interface | SMBus/PMBus/I²C (SVID-conflict-free) - allows real-time telemetry (IOUT, temperature), VID programming, and fault reporting without bus contention. |
| Thermal Monitoring | Dual NTC inputs (TM/TMS) with internal digitization - provides per-regulator thermal compensation of current sense elements and system-level thermal management. |
Pinout & Package
ISL6367IRZ is housed in a 48-pin QFN package (7mm × 7mm, 0.5mm pitch) with exposed thermal pad. Pin functions are defined per the official FN7884 Rev 0.00 datasheet and validated against Renesas' package drawing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Primary power input | Supplies bias and gate drive for all 6+1 PWM channels; requires local bulk and ceramic decoupling. |
| FB | Feedback reference node | Develops precision droop voltage via current-sense resistor/DCR; connects to output rail through RC network for stability. |
| IMON | Core current monitor output | Analog current signal proportional to VR0 load; feeds IOUT register via ADC for CPU telemetry and PSI# coordination. |
| PSI# | Power state indicator input | Active-low signal from CPU indicating low-power mode; triggers automatic phase reduction and diode emulation. |
| SCL/SDA | SMBus/PMBus/I²C interface | Two-wire bidirectional bus supporting read/write of registers including VID, IMAX, TMAX, and fault status. |
| TM/TMS | Thermal sensor inputs | Accept NTC thermistor voltage dividers; internally digitized for thermal compensation and overtemperature protection per regulator. |
| EN | Enable input | Threshold-sensitive logic input coordinating startup timing with other VR rails; supports sequencing via external RC delay. |
Key Features
| Feature | Design Value |
|---|---|
| EAPP modulation | Proprietary Enhanced Active Pulse Positioning enables <100ns load-step response while maintaining phase current balance and minimizing beat-frequency oscillation. |
| Dual independent regulators | VR0 (6-phase) and VR1 (1-phase) operate with separate feedback, current sensing, and thermal monitoring - eliminates cross-regulator interference in multi-rail systems. |
| PSI#-driven phase management | Hardware-automated transition between 6/2/1 active phases based on CPU power state signals - no firmware or host intervention required. |
| True input current sensing | Dedicated sensing path monitors total input current to detect catastrophic failures (e.g., shorted FETs or inductors) before output rail collapse. |
| Programmable droop & diode emulation | Configurable load-line slope and diode emulation mode in PSI2/3 - sustains efficiency below 5% load without compromising regulation or protection integrity. |
Applications
| Desktop CPU Voltage Regulation | Laptop VR12 Platform Power |
|---|---|
Use Scenario: Regulating 3rd-gen Intel Core i7/i5 processor core (VCCIN) and graphics (VCCGT) rails on ATX or mobile motherboard designs. IC Role / Device Role / Timing Role: Primary VR12-compliant PWM controller managing 6-phase core and 1-phase GPU/system agent regulation with SVID coordination. Use Value: Enables ±0.5% output accuracy, fast transient response (<100ns), and seamless PSI#-driven phase shedding - meeting Intel's VR12 spec for desktop and high-performance mobile platforms. | Use Scenario: Power delivery for ULV (ultra-low-voltage) quad-core processors in thin-and-light notebooks requiring strict thermal and efficiency constraints. IC Role / Device Role / Timing Role: Dual-output controller implementing coupled-inductor operation on VR0 and diode emulation on VR1 during PSI2/3 states. Use Value: Achieves >90% efficiency at 10% load via auto phase shedding and diode emulation, while maintaining VR12 compliance and thermal compensation across ambient range. |
| Server Memory VR | Embedded IMVP7 Workstation |
Use Scenario: DDR3/DDR4 memory subsystem regulation in dual-socket server motherboards where memory voltage (VDDQ) must track CPU VCCIN with matched droop. IC Role / Device Role / Timing Role: Configured as 6-phase VR0 for memory rail using DCR current sensing and programmable droop slope matching CPU VR. Use Value: Delivers synchronized load-line behavior and ±0.5% accuracy across -40°C to +105°C - ensuring memory stability during burst workloads and thermal cycling. | Use Scenario: Industrial workstation board powering Xeon E3/E5 derivatives with extended temperature and reliability requirements. IC Role / Device Role / Timing Role: Dual-regulator controller with true input current sensing (CFP), dual NTC monitoring (TM/TMS), and Pb-free QFN packaging. Use Value: Provides catastrophic failure detection, thermal derating, and RoHS compliance - meeting IPC-A-610 Class 3 and IEC 61000-4-5 surge immunity design targets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output VR12/IMVP7 controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6364CRZ | 4+1 phase (not 6+1); lacks VR1 DVC at no-droop; no true input current sensing for CFP. | Targeted at mainstream dual-core CPUs with lower current demands; insufficient for high-end i7/Xeon core regulation. | Select ISL6364CRZ only when phase count and CFP are non-critical and cost sensitivity outweighs VR12 compliance margin. |
| RT8803AZQW | 6+1 phase, VR12-compliant, but uses proprietary interface (not SMBus/PMBus); no SVID conflict-free mode; no TM/TMS dual thermal inputs. | Used in cost-optimized consumer boards where telemetry and thermal compensation are secondary to basic regulation. | Choose RT8803AZQW if interface flexibility and advanced thermal management are not required, and Renesas ecosystem integration is not prioritized. |
Compared with ISL6367IRZ, ISL6364CRZ offers reduced phase count and no CFP, limiting use in high-reliability servers; RT8803AZQW sacrifices standardized telemetry and dual thermal monitoring for lower BOM cost - making ISL6367IRZ the only option supporting full VR12 compliance, SVID-coexistence, and hardware-based catastrophic failure detection.
Availability
ISL6367IRZ is available at Aetrix Electronics and suitable for desktop CPU voltage regulation, laptop VR12 platform power, server memory VR, and embedded IMVP7 workstation applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for ISL6367IRZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation (formerly Intersil) is a global semiconductor leader specializing in analog, power management, and embedded processing solutions for computing, industrial, and automotive markets.
The ISL6367IRZ belongs to Renesas' VR12/IMVP7 hybrid digital controller product line, engineered specifically for high-efficiency, high-accuracy, and SVID-coordinated multi-rail CPU power delivery in performance-critical client and entry-server platforms.
FAQ
What is the primary compliance standard supported by the ISL6367IRZ?
The ISL6367IRZ is fully compliant with Intel VR12 and IMVP7 specifications. This ensures interoperability with 3rd-generation Intel Core processors and related chipsets. Compliance covers SVID communication, PSI# signaling, droop programming, and transient response requirements defined in the VR12/IMVP7 specification documents. The ISL6367IRZ meets these standards without requiring external NVM or firmware.
Does the ISL6367IRZ support both resistor-based and DCR-based current sensing?
Yes, the ISL6367IRZ supports both precision resistor and DCR (inductor winding resistance) current sensing on both VR0 and VR1 outputs. This dual-mode capability allows designers to optimize for cost (DCR) or accuracy (shunt resistor). The ISL6367IRZ includes integrated programmable current sense resistors and supports differential sensing to reject noise and improve measurement fidelity.
How does the ISL6367IRZ implement Catastrophic Failure Protection (CFP)?
The ISL6367IRZ implements true input current sensing - not output current - to detect catastrophic failures such as MOSFET shorts or inductor saturation before output rail collapse. This dedicated sensing path feeds a comparator that triggers immediate shutdown. Unlike output-current-based schemes, this method provides earlier fault detection and higher system reliability, a key differentiator of the ISL6367IRZ.
Can the ISL6367IRZ operate in single-phase mode for VR0?
Yes, the ISL6367IRZ supports 1-phase operation for VR0 during low-power states (PSI1, PSI2, PSI3) triggered by the CPU's PSI# signal. In PSI2/3, it enters single-phase mode with optional diode emulation to maximize light-load efficiency. Phase count is dynamically reconfigured in hardware - no software or host intervention is needed. The ISL6367IRZ resumes full 6-phase operation within microseconds upon PSI# de-assertion.
What thermal monitoring capabilities does the ISL6367IRZ provide?
The ISL6367IRZ features dual independent thermal monitoring inputs (TM and TMS) that accept NTC thermistors. Each input is internally digitized and used for real-time thermal compensation of current-sense elements and overtemperature protection. This enables per-regulator thermal derating - critical for maintaining accuracy and safety in multi-rail, high-density CPU VR designs where VR0 and VR1 may experience different thermal profiles.
ISL6367IRZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 60-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Obsolete
- Applications:
- Controller, Intel IMVP-7, VR12™
- Voltage - Input:
- 4.75V ~ 5.25V
- Number of Outputs:
- 2
- Voltage - Output:
- 0.25V ~ 1.52V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 60-QFN (7x7)
ISL6367IRZ FAQ
1.How can I place an order for ISL6367IRZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6367IRZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6367IRZ reliable?
The price and inventory of ISL6367IRZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6367IRZ is usually 5 days.
3.What payment methods are accepted for ISL6367IRZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6367IRZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6367IRZ?
ISL6367IRZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6367IRZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6367IRZ?
For technical support, including ISL6367IRZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6367IRZ requirements.
6.How does Aetrix verify that ISL6367IRZ is sourced from the original manufacturer or authorized distributors?
All ISL6367IRZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6367IRZ meets industry standards.
7.What is the process for return or replacement of ISL6367IRZ?
All ISL6367IRZ units undergo pre-shipment inspection (PSI). If there is an issue with ISL6367IRZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6367IRZ part is unused and in its original packaging.
Return procedure for ISL6367IRZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6367IRZ Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
