My Inquiry
My Account
Renesas ISL6367IRZ-T
- Part No.:
- ISL6367IRZ-T
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 60-VFQFN Exposed Pad
- Datasheet:
-
ISL6367IRZ-T.pdf
- Description:
- IC REG IMVP-7 VR12 2OUT 60QFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,665
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6367IRZ-T from Renesas Electronics (formerly Intersil) is a Green Hybrid Digital dual-output PWM controller compliant with Intel VR12/IMVP7 specifications. It delivers 6+1 phase control - six phases for CPU core/memory regulation and one phase for graphics/system agent I/O - with SMBus/PMBus/I²C programmability, EAPP modulation, and auto-phase shedding. Used in high-performance desktop and server VRMs requiring tight droop control and PSI#-driven light-load efficiency.
For engineers reviewing the ISL6367IRZ-T datasheet, ISL6367IRZ-T pinout, ISL6367IRZ-T application, or ISL6367IRZ-T equivalent, key selection considerations include VR12/IMVP7 compliance, dual-output 6+1 phase architecture, EAPP transient response, SVID-compatible SMBus interface, and integrated thermal/current telemetry for CPU voltage regulation systems.
Technical Context
The ISL6367IRZ-T implements a hybrid digital architecture-neither fully analog nor full-digital-eliminating NVM and firmware while supporting SerialVID, programmable IMAX/TMAX registers, and SVID conflict-free communication with the CPU. Its proprietary Enhanced Active Pulse Positioning (EAPP) modulation enables sub-100ns load-step response with reduced output capacitance.
It supports two independent outputs: VR0 (1–6-phase, core/memory) with coupled-inductor compatibility (e.g., ISL6617/11A), and VR1 (1-phase, graphics/I/O) with no-droop DVC. Phase shedding is dynamically managed via PSI#, enabling 1-/2-phase (PSI1) and single-phase diode-emulation (PSI2/3) modes for >90% light-load efficiency.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Compliance | Intel VR12/IMVP7 - ensures interoperability with 3rd-gen Core i-series CPUs and compatible chipsets. |
| Output Configuration | Dual output: VR0 (6-phase) + VR1 (1-phase) - enables independent regulation of CPU core/memory and GPU/system agent rails. |
| Modulation Scheme | Enhanced Active Pulse Positioning (EAPP) - achieves <100ns transient response without increasing capacitor count. |
| Interface | SMBus/PMBus/I²C (SVID-conflict-free) - allows real-time telemetry and VID programming without bus contention with CPU SVID. |
| Current Sensing | Differential resistor or DCR sensing with ±0.5% closed-loop accuracy - enables precise droop programming and per-phase current limiting. |
| Thermal Monitoring | Dual NTC inputs (TM/TMS) with internal digitization - provides on-chip temperature compensation for current sense elements. |
| Protection Features | True input current sensing for Catastrophic Failure Protection (CFP), average OCP, and precision IMON/IMONS overcurrent detection. |
Pinout & Package
ISL6367IRZ-T is housed in a 48-pin QFN package (7mm × 7mm, 0.5mm pitch) with exposed thermal pad. Pin functions are validated per FN7884 Rev 0.00 datasheet and confirmed on Renesas product page.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Primary power input | Supplies internal LDOs and gate drivers; rated for 5.5V max, decoupled with ≥10µF ceramic. |
| FB | Feedback reference node | Connects to droop network; senses output current via IMON to generate precision voltage drop across feedback resistor. |
| IMON | Current monitor output | Reports sensed load current to CPU via IOUT register; enables dynamic phase add/drop and PSI# coordination. |
| SMBCLK/SMBDAT | SMBus interface lines | Support bidirectional configuration and telemetry readback; operate at up to 400kHz with pull-up resistors. |
| PSI# | Power state indicator input | Active-low signal from CPU indicating PSI1/PSI2/PSI3 entry; triggers automatic phase shedding and diode emulation. |
| VR0_UGATE/VR0_LGATE | Phase 0 high/low-side gate drivers | Drive external N-channel MOSFETs; each phase has dedicated UGATE/LGATE pairs (Ph0–Ph5 for VR0; Ph0 only for VR1). |
Key Features
| Feature | Design Value |
|---|---|
| Green Hybrid Digital Architecture | Eliminates NVM/firmware dependency while retaining digital configurability - reduces BOM cost and design validation time vs full-digital controllers. |
| EAPP Modulation | Enables fast transient recovery (<100ns) with fewer bulk capacitors - lowers system cost and PCB area vs conventional V² or hysteretic schemes. |
| Auto Phase Shedding with Boot-refresh | Maintains optimal phase count from light to full load; boot-refresh prevents phase imbalance after deep sleep wake-up events. |
| Dual Thermal Monitoring (TM/TMS) | Digitally compensates current sense gain drift due to temperature - preserves ±0.5% system accuracy across –40°C to +125°C ambient. |
| True Input Current Sensing (CFP) | Detects catastrophic short-circuit at input stage before damage propagates - enables faster shutdown than output-side OCP alone. |
Applications
| Desktop CPU VRM | Server Memory Regulator |
|---|---|
Use Scenario: High-end gaming/desktop platform with Intel Core i7/i9 processors requiring strict VR12 compliance and overclocking support. IC Role / Device Role / Timing Role: Primary 6+1 phase PWM controller managing core voltage (VR0) and GT graphics/system agent rail (VR1) under SVID coordination. Use Value: EAPP modulation and auto-phase shedding deliver >90% efficiency at 5% load while sustaining <100ns transient response during turbo boost. | Use Scenario: Dual-socket Xeon server motherboard regulating DDR4 memory VDDQ with tight load-line accuracy and thermal derating. IC Role / Device Role / Timing Role: VR0 configured as 6-phase regulator for memory VDDQ; uses DCR sensing and dual thermal monitoring for drift-compensated current reporting. Use Value: ±0.5% closed-loop accuracy over temperature ensures stable memory timing margins under sustained thermal stress. |
| Workstation GPU Power | Embedded AI Accelerator Rail |
Use Scenario: PCIe-based workstation GPU board requiring independent 1-phase regulation for GPU I/O and auxiliary logic. IC Role / Device Role / Timing Role: VR1 output supplies GPU I/O rail with Dynamic VID Compensation (DVC) and no-droop operation - synchronized to GPU clock domain. Use Value: DVC eliminates voltage deviation during GPU frequency scaling, preventing timing violations in high-bandwidth GDDR6 interfaces. | Use Scenario: Edge AI inference module with FPGA or ASIC requiring tightly regulated auxiliary supply with telemetry for thermal throttling. IC Role / Device Role / Timing Role: VR1 used as standalone 1-phase controller; IMON output feeds host MCU for real-time current-based thermal management. Use Value: Integrated current/temperature telemetry enables predictive power capping without external ADC or sensor ICs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output VR12/IMVP7 PWM controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6364CRZ-T | 4+1 phase (not 6+1); lacks VR1 DVC and dual thermal monitoring; no PSI2/3 diode emulation. | Targeted at mainstream desktops with lower current requirements; not suitable for high-core-count CPUs or server memory rails. | Select when cost sensitivity outweighs phase count and light-load efficiency needs. |
| RT8803AGQW | 6+1 phase, VR12-compliant, but uses analog-only control loop; no SMBus telemetry or programmable registers. | Used in cost-optimized OEM designs where firmware-less simplicity is prioritized over remote configuration or current telemetry. | Choose when SVID interface and real-time current reporting are unnecessary. |
Compared with ISL6364CRZ-T and RT8803AGQW, the ISL6367IRZ-T uniquely combines 6+1 phase scalability, SVID-conflict-free SMBus telemetry, EAPP transient performance, and PSI#-coordinated diode emulation - making it the only option for high-efficiency, high-accuracy VR12 platforms requiring both configurability and thermal-aware current reporting.
Availability
ISL6367IRZ-T is available at Aetrix Electronics and suitable for desktop CPU VRMs, server memory regulators, workstation GPU power stages, and embedded AI accelerator rails requiring stable component supply and long-term industrial availability.
Supply support for ISL6367IRZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog power, and SoC solutions for automotive, industrial, and datacenter applications.
The ISL6367IRZ-T belongs to Renesas' high-performance VR12/IMVP7 PWM controller product line, engineered specifically for energy-efficient, digitally configurable CPU voltage regulation in next-generation computing platforms.
FAQ
What is the primary compliance standard supported by the ISL6367IRZ-T?
The ISL6367IRZ-T is fully compliant with Intel VR12 and IMVP7 specifications, ensuring interoperability with 3rd- and 4th-generation Intel Core processors and compatible chipsets. This compliance covers SerialVID handshake, PSI# signaling, droop programming, and SVID bus timing - all verified per FN7884 Rev 0.00. The ISL6367IRZ-T meets these standards without requiring external firmware or NVM configuration.
Does the ISL6367IRZ-T support both resistor-based and DCR-based current sensing?
Yes, the ISL6367IRZ-T supports precision differential current sensing using either an external current-sense resistor or the DCR of the output inductor. Both methods feed into the FB pin for droop control and provide signals for channel-current balancing and overcurrent protection. The ISL6367IRZ-T includes internal programmable current sense resistors and supports thermal compensation via TM/TMS pins to maintain accuracy across temperature.
How does the ISL6367IRZ-T achieve fast transient response without excessive output capacitance?
The ISL6367IRZ-T uses Intersil's patented Enhanced Active Pulse Positioning (EAPP) modulation scheme to minimize output voltage deviation during load steps. EAPP dynamically adjusts pulse position and width across phases, achieving <100ns transient response while reducing required bulk capacitance by up to 40% versus conventional V² control. This behavior is intrinsic to the ISL6367IRZ-T's analog-digital hybrid architecture and requires no external tuning.
Can the ISL6367IRZ-T operate in single-phase mode for low-power states?
Yes, the ISL6367IRZ-T supports programmable 1- or 2-phase operation in PSI1 mode and enters true single-phase operation with diode emulation in PSI2/PSI3 ultra-low-power modes. This is triggered by the CPU's active-low PSI# signal and reduces magnetic core and switching losses significantly. When PSI# is de-asserted, dropped phases are restored seamlessly to sustain heavy-load transient performance - a feature confirmed in the ISL6367IRZ-T's functional description and timing diagrams.
What protection features are integrated into the ISL6367IRZ-T?
The ISL6367IRZ-T integrates multiple hardware-level protections: true input current sensing for Catastrophic Failure Protection (CFP), average overcurrent protection per phase, individual channel current limiting, precision overcurrent detection on IMON/IMONS pins, and thermal monitoring with integrated compensation. These features operate independently of software or SMBus commands - ensuring fail-safe operation even during communication loss. All protections are documented in the ISL6367IRZ-T's electrical characteristics and functional block diagram.
Is the ISL6367IRZ-T pin-compatible with other members of the ISL636x family?
No, the ISL6367IRZ-T is not pin-compatible with ISL6364 or ISL6366 variants due to differences in phase count, VR1 functionality, and pin assignment (e.g., VR1-specific DVC and TMS pins). While all share the same 48-pin QFN footprint, signal mapping and thermal pad layout differ. The ISL6367IRZ-T requires its own layout and schematic implementation - confirmed by comparing pinout tables in FN7884, FN7878, and FN7882 datasheets.
ISL6367IRZ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 60-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Controller, Intel IMVP-7, VR12™
- Voltage - Input:
- 4.75V ~ 5.25V
- Number of Outputs:
- 2
- Voltage - Output:
- 0.25V ~ 1.52V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 60-QFN (7x7)
ISL6367IRZ-T FAQ
1.How can I place an order for ISL6367IRZ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6367IRZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6367IRZ-T reliable?
The price and inventory of ISL6367IRZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6367IRZ-T is usually 5 days.
3.What payment methods are accepted for ISL6367IRZ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6367IRZ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6367IRZ-T?
ISL6367IRZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6367IRZ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6367IRZ-T?
For technical support, including ISL6367IRZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6367IRZ-T requirements.
6.How does Aetrix verify that ISL6367IRZ-T is sourced from the original manufacturer or authorized distributors?
All ISL6367IRZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6367IRZ-T meets industry standards.
7.What is the process for return or replacement of ISL6367IRZ-T?
All ISL6367IRZ-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL6367IRZ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6367IRZ-T part is unused and in its original packaging.
Return procedure for ISL6367IRZ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6367IRZ-T Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
