My Inquiry
My Account
Renesas ISL6369CRZ
- Part No.:
- ISL6369CRZ
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 60-VFQFN Exposed Pad
- Datasheet:
-
ISL6369CRZ.pdf
- Description:
- IC REG IMVP-7 VR12 2OUT 60QFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,908
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6369CRZ from Renesas Electronics (formerly Intersil) is a hybrid digital dual-output PWM controller compliant with Intel VR12/IMVP7 specifications, delivering 6+1 phase control for CPU core/memory and peripheral rails. It features EAPP modulation, SMBus/PMBus/I²C programmability, auto-phase shedding, ±0.5% closed-loop accuracy, and true input current sensing for catastrophic failure protection.
For engineers reviewing the ISL6369CRZ datasheet, ISL6369CRZ pinout, ISL6369CRZ application, or ISL6369CRZ equivalent, key selection criteria include VR12/IMVP7 compliance, dual independent enable, PSI#-driven phase reduction (PSI1/PSI2), droop/diode emulation support, and differential remote sensing for high-accuracy regulation in server and desktop CPU voltage regulator modules.
Technical Context
The ISL6369CRZ implements two independent PWM outputs: VR0 (1–6 phases, for CPU core/memory) and VR1 (1 phase, for graphics/system agent/I/O), each with dedicated current sensing (resistor or DCR), thermal monitoring (TM/TMS pins), and programmable slew rate for dynamic VID. Its EAPP modulation enables fast transient response without requiring external NVM or firmware.
It supports SVID-compatible communication via SMBus/PMBus/I²C with conflict-free arbitration against CPU's SVID bus, enables boot-refresh during phase shedding, and provides true input current sensing for Catastrophic Failure Protection (CFP). Phase addition/dropping is fully automatic and synchronized to PSI# signals, with diode emulation in ultra-low-power modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Compliance | Intel VR12/IMVP7 - ensures interoperability with 3rd-gen+ Core i-series CPUs and compatible VRMs. |
| Output Configuration | 6+1 phase - VR0: 1–6 phases for core/memory; VR1: single phase for graphics/system agent/I/O. |
| Accuracy | ±0.5% closed-loop system accuracy over load, line, and temperature - guarantees tight VOUT regulation under real-world conditions. |
| Current Sensing | Dedicated IMON pin + IMONS pin - enables precision load-current telemetry and per-phase overcurrent protection. |
| Control Interface | SMBus/PMBus/I²C (SVID-conflict-free) - allows host-based configuration without interfering with CPU SVID bus. |
| Phase Management | Auto phase shedding & active phase adding - dynamically scales active phases from 1 to 6 based on PSI# state and load demand. |
| Protection Features | True input current sensing for CFP, average OCP, channel current limit, and precision OCP on IMON/IMONS - detects open-load, short-circuit, and thermal runaway events. |
Pinout & Package
ISL6369CRZ is housed in a 48-pin QFN package (7mm × 7mm, 0.5mm pitch) with exposed thermal pad. Pin functions are validated per Intersil FN8652 Rev 0.00 datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Input supply rail | Primary power input for internal LDOs and gate drivers; supports wide input range up to 12V. |
| VDDIO | I/O supply | Separate 3.3V supply for SMBus/PMBus interface and logic - isolates noise-sensitive communication from power stage. |
| FB | Feedback reference | Connects to voltage divider network; senses output voltage for closed-loop regulation and droop programming. |
| IMON | Current monitor output | Analog current-sense output used for telemetry and OCP; feeds IOUT register via ADC for microprocessor reporting. |
| PSI# | Power state indicator input | Active-low signal from CPU indicating low-power mode; triggers automatic phase reduction (PSI1/PSI2). |
| EN0 / EN1 | Independent enable inputs | Asynchronous enables for VR0 and VR1 outputs - allows staggered startup and rail sequencing control. |
| TM / TMS | Thermal monitor inputs | Accept NTC thermistor voltage; digitized internally for thermal compensation of current sense and thermal shutdown. |
| SCL / SDA | I²C/SMBus interface | Two-wire bidirectional bus - supports PMBus commands, register read/write, and telemetry polling at up to 400kHz. |
Key Features
| Feature | Design Value |
|---|---|
| EAPP modulation scheme | Enables sub-1µs transient response with fewer output capacitors; eliminates need for NVM/firmware while retaining digital configurability. |
| Dual independent enable (EN0/EN1) | Allows precise sequencing of core (VR0) and peripheral (VR1) rails - critical for Intel VR12 power-up timing requirements. |
| Droop + diode emulation | Supports both precision load-line regulation and discontinuous conduction mode at light load - improves efficiency across full load range without sacrificing stability. |
| True input current sensing | Provides direct detection of catastrophic failures (e.g., high-side FET short) before output collapse - enables faster system-level fault containment than output-only sensing. |
| Programmable dynamic VID slew rate | Adjusts VR0 voltage transition speed during frequency/voltage scaling - prevents overshoot/undershoot during turbo boost or P-state transitions. |
Applications
| Server CPU Voltage Regulation | Desktop VRM Reference Design |
|---|---|
Use Scenario: Regulating 1.0–1.5V core voltage for dual-socket Xeon E5/E7 platforms with strict VR12 timing and telemetry requirements. IC Role / Device Role / Timing Role: Primary VR12-compliant PWM controller managing 6-phase VR0 and 1-phase VR1, coordinating with CPU SVID and PSI# signals. Use Value: ±0.5% accuracy and EAPP modulation ensure stable operation under rapid load transients (e.g., AVX instruction bursts), while auto-phase shedding maintains >90% efficiency at 10% load. | Use Scenario: High-performance desktop motherboard supporting Intel 4th–6th Gen Core processors with overclocking capability. IC Role / Device Role / Timing Role: Dual-rail controller enabling independent tuning of CPU core (VR0) and GT graphics/system agent (VR1) voltages via SMBus. Use Value: Programmable DVC and droop settings allow fine-grained voltage positioning for stable overclocking; diode emulation extends light-load efficiency without compromising transient recovery. |
| Laptop Platform Power Management | Embedded Computing Module |
Use Scenario: Compact VRM solution for mobile workstation-class laptops with thermal constraints and battery-life optimization needs. IC Role / Device Role / Timing Role: Hybrid digital controller implementing PSI2-driven single-phase operation and thermal-compensated current sensing via TM/TMS pins. Use Value: Diode emulation and true input current sensing reduce no-load power by >40% and enable early detection of FET failures - extending platform reliability and runtime. | Use Scenario: Industrial embedded system using Intel Atom or Core m-series SoCs requiring long-lifecycle, RoHS-compliant power delivery. IC Role / Device Role / Timing Role: VR12-compliant controller with Pb-free QFN package and integrated thermal compensation - suitable for convection-cooled, fanless designs. Use Value: Differential remote sensing eliminates ground offset errors in noisy industrial environments; SMBus telemetry supports predictive maintenance via real-time IMON/IOUT monitoring. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output VR12-compliant PWM controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IR3567BTRPBF | Full digital architecture with embedded NVM; supports VR12.5/VR13; higher integration (integrated MOSFET drivers). | Requires firmware update for new CPU generations; lacks native SVID conflict-free arbitration. | Preferred when future-proofing for VR13 or integrating driver stages; less suitable for cost-sensitive VR12-only designs. |
| TPS53679RSLR | Analog-based multi-phase controller with PMBus; supports VR12 but not SVID; no PSI# interface or auto-phase shedding. | Relies on external GPIO for phase control; limited telemetry depth (no IMON analog output). | Appropriate for non-Intel platforms or where SVID coordination is unnecessary; lower BOM cost but reduced VR12 feature fidelity. |
Compared with IR3567BTRPBF and TPS53679RSLR, the ISL6369CRZ delivers unique hybrid digital flexibility-retaining VR12/IMVP7 compliance, SVID-conflict-free SMBus, and analog-style simplicity-without firmware dependency, making it optimal for high-volume, Intel-specific VRMs where design stability and supply chain continuity are critical.
Availability
ISL6369CRZ is available at Aetrix Electronics and suitable for server CPU voltage regulators, desktop VRM reference designs, laptop power management systems, and embedded computing modules requiring stable component supply and long-term lifecycle support.
Supply support for ISL6369CRZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics acquired Intersil in 2017 and continues to manufacture, test, and support its high-performance analog and power management portfolio under ISO 9001 quality systems.
The ISL6369CRZ belongs to Renesas' VR12/IMVP7-compliant hybrid digital PWM controller product line, engineered specifically for Intel CPU voltage regulation in servers, desktops, and mobile workstations where accuracy, telemetry, and phase agility are essential.
FAQ
What is the primary compliance standard supported by the ISL6369CRZ?
The ISL6369CRZ is fully compliant with Intel VR12 and IMVP7 specifications, ensuring interoperability with 3rd-generation and later Core i-series processors. It supports SerialVID, programmable IMAX/TMAX registers, and SVID-conflict-free SMBus communication - all required for certified VR12 platform implementation. This compliance is verified in the official FN8652 datasheet and applies directly to the ISL6369CRZ device.
Does the ISL6369CRZ support automatic phase shedding, and how is it triggered?
Yes, the ISL6369CRZ supports auto-phase shedding across all load conditions, activated by the CPU's PSI# signal. In PSI1 mode, it reduces to 1–2 active phases; in PSI2/PSI3, it operates in single-phase mode with optional diode emulation. The controller automatically adds back dropped phases upon PSI# de-assertion to maintain transient performance. This behavior is hardware-controlled and requires no firmware - a core feature of the ISL6369CRZ's hybrid digital architecture.
How does current sensing work on the ISL6369CRZ, and what interfaces does it support?
The ISL6369CRZ supports both precision resistor-based and DCR-based current sensing on both VR0 and VR1 outputs. It provides analog IMON and IMONS outputs for real-time load-current telemetry and feeds digitized values into the IOUT register via SMBus/PMBus. This enables the CPU to monitor load current and trigger PSI# transitions. The ISL6369CRZ also includes true input current sensing for Catastrophic Failure Protection - a distinct capability not shared by most competing controllers.
What package type and thermal characteristics does the ISL6369CRZ use?
The ISL6369CRZ is packaged in a 48-pin QFN (7mm × 7mm, 0.5mm pitch) with an exposed thermal pad for enhanced heat dissipation. Its TM and TMS pins interface with NTC thermistors, and internal digitization enables real-time thermal compensation of current sense elements. The package is RoHS-compliant and rated for operation from –40°C to +125°C ambient, meeting requirements for high-density server and industrial VRM layouts where thermal management is critical.
Can the ISL6369CRZ be used in non-Intel platforms, and what limitations apply?
The ISL6369CRZ can be used in non-Intel platforms as a general-purpose dual-output multi-phase PWM controller, but its SVID-specific features - including PSI# coordination, SerialVID decoding, and VR12-compliant droop programming - will remain unused. Its SMBus/PMBus interface remains fully functional for configuration and telemetry. However, for AMD or ARM-based systems, alternative controllers like the TPS53679RSLR may offer better feature alignment and simpler integration - the ISL6369CRZ retains full functionality but delivers maximum value only in Intel VR12/IMVP7 ecosystems.
ISL6369CRZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 60-VFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- Controller, Intel IMVP-7, VR12™
- Voltage - Input:
- 4.75V ~ 5.25V
- Number of Outputs:
- 2
- Voltage - Output:
- 0.25V ~ 1.52V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 60-QFN (7x7)
ISL6369CRZ FAQ
1.How can I place an order for ISL6369CRZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6369CRZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6369CRZ reliable?
The price and inventory of ISL6369CRZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6369CRZ is usually 5 days.
3.What payment methods are accepted for ISL6369CRZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6369CRZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6369CRZ?
ISL6369CRZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6369CRZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6369CRZ?
For technical support, including ISL6369CRZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6369CRZ requirements.
6.How does Aetrix verify that ISL6369CRZ is sourced from the original manufacturer or authorized distributors?
All ISL6369CRZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6369CRZ meets industry standards.
7.What is the process for return or replacement of ISL6369CRZ?
All ISL6369CRZ units undergo pre-shipment inspection (PSI). If there is an issue with ISL6369CRZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6369CRZ part is unused and in its original packaging.
Return procedure for ISL6369CRZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6369CRZ Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
