My Inquiry
My Account
Renesas ISL6375IRTZ-T
- Part No.:
- ISL6375IRTZ-T
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
ISL6375IRTZ-T.pdf
- Description:
- IC REG CTRLR INTEL 1OUT 40TQFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,513
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6375IRTZ-T from Renesas (formerly Intersil) is a 5-phase hybrid digital PWM controller for Intel VR12.5/VR12-compliant CPU core and memory voltage regulation, featuring EAPP modulation, ±0.5% closed-loop system accuracy, up to 2MHz per phase switching, and auto phase shedding across 1–5 phases. It supports SVID/SMBus/PMBus/I²C interface with conflict-free operation alongside CPU SVID bus.
For engineers reviewing the ISL6375IRTZ-T datasheet, ISL6375IRTZ-T pinout, ISL6375IRTZ-T application, or ISL6375IRTZ-T equivalent, key selection considerations include VR12.5 compliance, droop programming accuracy, IMON-based current telemetry, PSI#-driven phase-state transitions (PSI1/PSI2), and differential remote sensing capability for high-precision load-line regulation.
Technical Context
The ISL6375IRTZ-T implements Intersil's patented Enhanced Active Pulse Positioning (EAPP) modulation to achieve fast transient response with reduced output capacitance. It supports variable-frequency control during load transients to suppress beat-frequency oscillation and employs linear control with evenly distributed PWM pulses for improved phase-current balance.
This controller integrates precision current sensing via IMON pin and FB-pin droop programming, supports DCR or discrete resistor sensing, and delivers thermal compensation using an NTC thermistor on TM pin. It enables true catastrophic failure protection (CFP), average overcurrent protection, and individual phase current limiting with internal comparators.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phases | Configurable 1–5-phase operation with phase doubler support for scalable power delivery. |
| Output Accuracy | ±0.5% closed-loop system accuracy over full load, line, and temperature range. |
| Switching Frequency | Up to 2MHz per phase - enables compact magnetics and high-density VR design. |
| Interface | SMBus/PMBus/I²C with SVID conflict-free operation - allows coexistence with CPU SVID bus. |
| Current Sensing | Differential precision resistor or DCR sensing with integrated programmable current sense resistors. |
| Protection Features | True CFP, average OCP, channel current limit, IMON-based OCP, open-sense protection. |
| Thermal Monitoring | NTC-based temperature sensing on TM pin with digitized readout and integrated compensation. |
Pinout & Package
ISL6375IRTZ-T is housed in a 40-pin QFN package (6mm × 6mm, 0.5mm pitch) with exposed thermal pad. Pin functions are validated per Renesas ISL6375 datasheet Rev. 6.00 (2013).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Input supply rail | Primary power input for controller logic and gate drivers (4.5V–25V range). |
| VDD | Internal LDO output | Provides regulated 5V for internal circuitry; requires local decoupling. |
| FB | Feedback input | Remote-sensed output voltage node for closed-loop regulation and droop programming. |
| IMON | Current monitor output | Analog current telemetry signal used by CPU for real-time load reporting and PSI state management. |
| PSI# | Power state indicator input | Active-low signal from CPU indicating low-power mode (PSI1/PSI2/PSI3) for phase shedding. |
| TM | Thermal monitor input | Connects to NTC thermistor for temperature digitization and current-sense compensation. |
| EN | Enable input | Threshold-sensitive enable pin for precise power-rail sequencing coordination. |
| SCL/SDA | I²C/SMBus interface | Two-wire serial interface supporting SVID conflict-free communication with CPU. |
Key Features
| Feature | Design Value |
|---|---|
| EAPP Modulation | Patented pulse positioning scheme enabling faster transient response with fewer bulk capacitors. |
| Auto Phase Shedding | Dynamically scales active phases (1–5) based on load and PSI# status to maximize light-load efficiency without sacrificing transient performance. |
| Droop Programming | Accurate load-line implementation via FB-pin current injection, supporting precise VR12.5/VR12 compliance. |
| PSI Mode Support | Programmable 1- or 2-phase operation in PSI1; single-phase diode emulation in PSI2/PSI3 for ultra-low-power states. |
| NVM-Free Architecture | Eliminates external non-volatile memory and firmware updates - reduces BOM cost and simplifies manufacturing. |
Applications
| CPU Core Voltage Regulation | DDR Memory Voltage Regulation |
|---|---|
Use Scenario: Regulating core voltage for Intel 3rd–5th Gen Core i-series processors requiring VR12.5 compliance and dynamic VID scaling. IC Role / Device Role / Timing Role: Primary multiphase PWM controller managing gate drive timing, current balancing, and SVID-based dynamic voltage scaling. Use Value: Enables ±0.5% output accuracy and sub-100ns transient response while supporting overclocking via programmable IMAX/TMAX registers. | Use Scenario: Delivering tightly regulated VDDQ for DDR3/DDR3L memory subsystems with load-line requirements. IC Role / Device Role / Timing Role: VR12/VR12.5-compliant controller providing differential remote sensing and droop-controlled output for memory rail stability. Use Value: Maintains voltage position vs. load current within spec using precision DCR sensing and FB-based droop programming. |
| Server Processor Power Delivery | High-Performance Embedded Computing |
Use Scenario: Multi-rail power solution for dual-socket Xeon E5/E7 platforms with coordinated PSI# signaling and thermal-aware phase management. IC Role / Device Role / Timing Role: Hybrid digital controller executing auto phase add/drop, thermal compensation, and IMON telemetry reporting to BMC/CPU. Use Value: Reduces idle power by >40% via PSI2-driven single-phase diode emulation while preserving fast wake-up response. | Use Scenario: Compact, high-efficiency VR for FPGA-based embedded systems with strict thermal budgets and dynamic load profiles. IC Role / Device Role / Timing Role: Scalable 1–5-phase controller supporting start-up into pre-charged loads and accurate current monitoring for safety-critical operation. Use Value: Delivers true catastrophic failure protection (CFP), open-sense detection, and traceable current telemetry via IMON pin. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multiphase PWM controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IR35201MTRPBF | Full digital architecture with embedded NVM; supports VR12.5 but lacks EAPP modulation and IMON analog telemetry. | Requires firmware configuration; no native PSI#-driven phase shedding - uses PMBus commands instead. | Preferred where digital configurability and telemetry logging are prioritized over analog simplicity and SVID-native integration. |
| TPS53679RSLR | TI's 6-phase controller with D-CAP+ mode; supports VR12.5 but uses different current sensing topology (no IMON pin) and no PSI# input. | Relies on GPIO-based power-state signaling; no direct SVID conflict-free interface - requires bus arbitration. | Selected when leveraging TI's Fusion Digital Power Designer toolchain and need higher phase count for >200A designs. |
Compared with IR35201MTRPBF and TPS53679RSLR, the ISL6375IRTZ-T uniquely combines SVID-native PSI# compatibility, analog IMON telemetry, EAPP modulation, and NVM-free operation - making it optimal for Intel platform designs prioritizing seamless SVID integration and minimal firmware dependency.
Availability
ISL6375IRTZ-T is available at Aetrix Electronics and suitable for CPU core regulation, DDR memory VR, server power delivery, and high-performance embedded computing applications requiring stable component supply and long-term lifecycle support.
Supply support for ISL6375IRTZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation (acquired Intersil in 2017) is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, and infrastructure markets.
The ISL6375IRTZ-T belongs to Renesas' legacy Intersil multiphase PWM controller product line, designed specifically for Intel VR12/VR12.5-compliant CPU and memory voltage regulation with emphasis on analog-digital hybrid simplicity and SVID-native interoperability.
FAQ
What is the primary compliance standard supported by the ISL6375IRTZ-T?
The ISL6375IRTZ-T is fully compliant with Intel VR12.5 and VR12 specifications for both core and memory voltage regulation. It supports SerialVID with programmable IMAX, TMAX, BOOT, and ADDRESS OFFSET registers, and features SVID conflict-free operation alongside the CPU's native SVID bus - ensuring seamless integration in Intel platform designs without bus arbitration overhead. This compliance is verified in the official Renesas ISL6375 datasheet.
How does the ISL6375IRTZ-T implement auto phase shedding?
The ISL6375IRTZ-T implements auto phase shedding through hardware-driven interpretation of the PSI# signal from the CPU. Upon receiving PSI# assertion, it transitions to 1- or 2-phase operation (PSI1) or single-phase diode emulation (PSI2/PSI3), reducing magnetic and switching losses. Phases are re-added automatically upon PSI# de-assertion to restore full transient capability. This behavior is intrinsic to the ISL6375IRTZ-T's analog-digital hybrid architecture and requires no firmware or external configuration.
Does the ISL6375IRTZ-T require external NVM or firmware?
No, the ISL6375IRTZ-T operates without external NVM or firmware - a key differentiator from full-digital controllers. Its hybrid digital architecture embeds all necessary configuration and telemetry logic in hardwired logic and analog blocks. Programmable registers (e.g., IMAX, TMAX) are volatile and configured via SMBus/PMBus at startup. This eliminates firmware validation cycles and reduces BOM cost, making the ISL6375IRTZ-T ideal for cost-sensitive and high-reliability deployments.
What current sensing methods does the ISL6375IRTZ-T support?
The ISL6375IRTZ-T supports two precision current sensing methods: discrete resistor-based differential sensing and DCR sensing using the output inductor's winding resistance. It includes integrated programmable current sense resistors and provides dedicated IMON pin output for analog current telemetry. The FB pin is used for droop programming by injecting sensed current, enabling accurate load-line implementation per VR12.5/VR12 specs - all confirmed in the ISL6375IRTZ-T datasheet.
What protection features are integrated into the ISL6375IRTZ-T?
The ISL6375IRTZ-T integrates True Catastrophic Failure Protection (CFP), average overcurrent protection, per-phase current limiting using internal comparators, precision overcurrent detection on the IMON pin, output voltage open-sensing protection, and configurable protection disable. Thermal monitoring via the TM pin enables integrated compensation of current-sense elements. These protections are hardware-based and operate independently of software or external supervision - critical for robust CPU VR applications.
ISL6375IRTZ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Controller, Intel VR12, VR12.5
- Voltage - Input:
- 4.75V ~ 5.25V
- Number of Outputs:
- 1
- Voltage - Output:
- 0.25V ~ 3.04V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-TQFN (5x5)
ISL6375IRTZ-T FAQ
1.How can I place an order for ISL6375IRTZ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6375IRTZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6375IRTZ-T reliable?
The price and inventory of ISL6375IRTZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6375IRTZ-T is usually 5 days.
3.What payment methods are accepted for ISL6375IRTZ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6375IRTZ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6375IRTZ-T?
ISL6375IRTZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6375IRTZ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6375IRTZ-T?
For technical support, including ISL6375IRTZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6375IRTZ-T requirements.
6.How does Aetrix verify that ISL6375IRTZ-T is sourced from the original manufacturer or authorized distributors?
All ISL6375IRTZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6375IRTZ-T meets industry standards.
7.What is the process for return or replacement of ISL6375IRTZ-T?
All ISL6375IRTZ-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL6375IRTZ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6375IRTZ-T part is unused and in its original packaging.
Return procedure for ISL6375IRTZ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6375IRTZ-T Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
