Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Special Purpose Regulators

Renesas ISL6377HRZ-T

Name: ISL6377HRZ-T
Brand: Renesas
SKU: ISL6377HRZ-T
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ISL6377HRZ-T

Manufacturer:: Renesas

Category:: Special Purpose Regulators

Package:: 48-VFQFN Exposed Pad

Datasheet:: ISL6377HRZ-T.pdf

Description:: IC REG CTRLR MULTIPH 2OUT 48QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,983

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ISL6377HRZ-T from Renesas Electronics (formerly Intersil) is a dual-output, multiphase PWM controller IC designed specifically for AMD Fusion™ desktop CPU/GPU core power delivery using SVI 2.0 serial interface. It integrates three gate drivers, supports up to 4-phase Core VR and 2-phase Northbridge VR, delivers 0.5% system voltage accuracy over temperature, operates from 0.5V–1.55V output range in 6.25mV steps, and uses R3™ modulator technology for adaptive switching frequency and fast transient response - deployed in high-performance desktop motherboards.

For engineers reviewing the ISL6377HRZ-T datasheet, ISL6377HRZ-T pinout, ISL6377HRZ-T application, or ISL6377HRZ-T equivalent, key selection criteria include SVI 2.0 protocol compliance, dual-VR phase configurability (4+2), DCR/resistor current sensing support, differential remote sensing, programmable slew rate (8–24 mV/µs), and thermal monitoring via dual NTC inputs for Core and Northbridge rails.

Technical Context

The ISL6377HRZ-T implements two independent voltage regulators (Core VR and Northbridge VR) sharing a single AMD SVI 2.0 serial bus (SVC/SVD/SVT), enabling coordinated VID updates and telemetry without discrete interconnects. Its R3™ modulator dynamically adjusts switching frequency during load transients to reduce settling time while maintaining high light-load efficiency.

Each VR supports lossless DCR current sensing with single NTC thermistor for temperature compensation or precision resistor-based sensing. Both outputs feature differential remote voltage sense (VSEN/RTN), programmable load line droop, OCP/WOC protection, PGOOD signaling, and adaptive body diode conduction time reduction for improved efficiency.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Configuration	Dual VR: Core VR (1–4 phases), Northbridge VR (1–2 phases); shared SVI 2.0 interface reduces PCB routing and component count vs. dual-chip solutions.
Output Voltage Range	0.5V to 1.55V in 6.25mV steps; enables precise VID programming for AMD Fusion CPUs with ±0.5% system accuracy over –10°C to +100°C.
Switching Frequency	Programmable 280–450 kHz per VR; nominal 300 kHz with CCM operation; adjustable via COMP/COMP_NB resistors for EMI and efficiency trade-offs.
Current Sensing	Supports both DCR (inductor-based, lossless) and precision resistor methods; dual NTC inputs (NTC, NTC_NB) enable real-time thermal compensation of DCR sense networks.
Protection Features	OCP/WOC (way-overcurrent), OVP/UVP (±325 mV threshold), thermal monitor (NTC/NTC_NB), PGOOD/PGOOD_NB open-drain outputs, and VR_HOT_L thermal indicator.
Slew Rate Control	Programmable VID-on-the-fly slew rate: 8–24 mV/µs; prevents excessive dV/dt-induced noise and ensures stable transitions between performance states.
Package	48-pin 6×6 mm QFN with exposed thermal pad; RoHS-compliant, Pb-free; θJA = 29°C/W, θJC = 3.5°C/W for high-power CPU/GPU rail thermal management.

Pinout & Package

ISL6377HRZ-T is housed in a 48-lead 6×6 mm QFN package (RoHS-compliant, L48.6x6B drawing) with an exposed GND pad on the bottom for thermal dissipation. Pin functions are validated per FN8336 Rev 1.00 datasheet, Page 7–9.

Pin/Terminal	Circuit Role	Design Meaning
ISEN1–ISEN4	Core VR channel current sense inputs	Enable per-phase enable/disable: tying ISEN2/ISEN3/ISEN4 to +5V disables corresponding Core phase (e.g., ISEN3 = +5V → 2-phase Core mode).
ISEN1_NB–ISEN2_NB	Northbridge VR channel current sense inputs	Same logic as Core: ISEN2_NB = +5V forces Northbridge into single-phase operation; ISEN1_NB = +5V shuts down NB VR entirely.
UGATE1–UGATE2, UGATEX	High-side MOSFET gate drivers	Three integrated drivers: UGATE1/UGATE2 fixed for Core Phases 1/2; UGATEX configurable for Core Phase 3 or NB Phase 1 via FCCM_NB resistor.
LGATE1–LGATE2, LGATEX	Low-side MOSFET gate drivers	Complement UGATE pins; LGATEX shares same configuration flexibility as UGATEX for multi-role phase assignment.
PWM_Y, PWM2_NB, PWM4	Floating PWM outputs	PWM_Y serves either Core Phase 3 or NB Phase 1; PWM2_NB dedicated to NB Phase 2; PWM4 dedicated to Core Phase 4 - all disabled when respective ISEN pins are pulled high.
VSEN / VSEN_NB / RTN	Differential voltage sense inputs	VSEN/VSEN_NB connect to +sense points of CPU die; RTN connects to common –sense return - enabling accurate remote regulation despite PCB IR drop.
SVC / SVD / SVT	SVI 2.0 serial interface	SVC = clock (100 kHz–25 MHz), SVD = bidirectional data, SVT = telemetry/VID-on-the-fly completion signal - fully compliant with AMD SVI 2.0 spec.
NTC / NTC_NB	Thermal monitor inputs	Accept NTC thermistors to compensate DCR sense networks and trigger VR_HOT_L thermal fault indication at defined thresholds (640 mV warning, 580 mV shutdown).

Key Features

Feature	Design Value
R3™ Robust Ripple Regulator modulator	Adaptively varies switching frequency during load transients to cut settling time by >30% vs. fixed-frequency PWM while sustaining >90% efficiency at light loads.
Dual-VR architecture with shared SVI 2.0 bus	Eliminates separate control ICs for Core and Northbridge rails, reducing BOM cost, board area, and interconnect complexity in AMD desktop platforms.
Programmable phase configuration	Core VR supports 1/2/3/4-phase; Northbridge VR supports 1/2-phase - configured via hardware strapping (ISEN pins) without firmware changes.
Differential remote sensing with load-line droop	Compensates for PCB trace resistance via VSEN/RTN; programmable droop (via IDROOP current) enforces precise current-sharing and dynamic voltage positioning per AMD spec.
Integrated thermal monitoring with dual NTC inputs	Independent NTC inputs for Core and Northbridge VRs allow per-rail temperature compensation and thermal fault reporting via VR_HOT_L open-drain output.
VID-on-the-fly slew rate control	Configurable 8–24 mV/µs transition rate prevents overshoot/undershoot during dynamic VID updates, ensuring stable CPU voltage during P-state transitions.

Applications

AMD Desktop CPU Core Power	AMD Desktop GPU/Northbridge Power
Use Scenario: High-current core rail for AMD Fusion A-series APUs in mainstream and performance desktop motherboards. IC Role / Device Role / Timing Role: Dual-output multiphase PWM controller managing up to 4-phase Core VR and 2-phase NB VR via single SVI 2.0 interface. Use Value: Enables tight voltage regulation (±0.5%), fast transient response (<5 µs settling), and thermal-aware DCR current sensing - critical for CPU stability under burst workloads.	Use Scenario: Dedicated power rail for AMD chipset Northbridge or integrated GPU logic in Fusion platform designs. IC Role / Device Role / Timing Role: Secondary VR controller sharing SVI 2.0 bus with Core VR; supports 1- or 2-phase operation with independent current/voltage telemetry. Use Value: Reduces total solution size and cost versus discrete controllers while maintaining independent load-line tuning and thermal monitoring for NB domain.
Desktop Motherboard VRM Design	AMD SVI 2.0 Compliant Reference Platform
Use Scenario: Primary voltage regulator module (VRM) on ATX/mATX desktop boards targeting AMD FM2+/AM1 socket platforms. IC Role / Device Role / Timing Role: Central SVI 2.0 controller coordinating gate drivers, current sensing, telemetry, and protection across dual VR domains. Use Value: Integrates three gate drivers, supports external driver expansion, and provides full telemetry (IMON/IMON_NB, VOUT, temp) - simplifying layout and validation.	Use Scenario: Reference design implementation for AMD's SVI 2.0 specification compliance testing and platform certification. IC Role / Device Role / Timing Role: Fully compliant SVI 2.0 master interface device with verified timing (SVC 100kHz–25MHz), protocol stack, and VID-on-the-fly handshake via SVT pin. Use Value: Guarantees interoperability with AMD CPUs and eliminates custom firmware development for serial VID communication and telemetry reporting.

AMD Desktop CPU Core Power

AMD Desktop GPU/Northbridge Power

Use Scenario: High-current core rail for AMD Fusion A-series APUs in mainstream and performance desktop motherboards.

IC Role / Device Role / Timing Role: Dual-output multiphase PWM controller managing up to 4-phase Core VR and 2-phase NB VR via single SVI 2.0 interface.

Use Value: Enables tight voltage regulation (±0.5%), fast transient response (<5 µs settling), and thermal-aware DCR current sensing - critical for CPU stability under burst workloads.

Use Scenario: Dedicated power rail for AMD chipset Northbridge or integrated GPU logic in Fusion platform designs.

IC Role / Device Role / Timing Role: Secondary VR controller sharing SVI 2.0 bus with Core VR; supports 1- or 2-phase operation with independent current/voltage telemetry.

Use Value: Reduces total solution size and cost versus discrete controllers while maintaining independent load-line tuning and thermal monitoring for NB domain.

Desktop Motherboard VRM Design

AMD SVI 2.0 Compliant Reference Platform

Use Scenario: Primary voltage regulator module (VRM) on ATX/mATX desktop boards targeting AMD FM2+/AM1 socket platforms.

IC Role / Device Role / Timing Role: Central SVI 2.0 controller coordinating gate drivers, current sensing, telemetry, and protection across dual VR domains.

Use Value: Integrates three gate drivers, supports external driver expansion, and provides full telemetry (IMON/IMON_NB, VOUT, temp) - simplifying layout and validation.

Use Scenario: Reference design implementation for AMD's SVI 2.0 specification compliance testing and platform certification.

IC Role / Device Role / Timing Role: Fully compliant SVI 2.0 master interface device with verified timing (SVC 100kHz–25MHz), protocol stack, and VID-on-the-fly handshake via SVT pin.

Use Value: Guarantees interoperability with AMD CPUs and eliminates custom firmware development for serial VID communication and telemetry reporting.

Equivalent & Alternatives

The following parts are listed as comparable options for similar multiphase CPU VR controller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ISL6376IRZ-T	Single-output (Core-only) version; no Northbridge VR support; identical R3™ modulator, DCR sensing, and SVI 2.0 interface.	Used only where Northbridge power is handled externally or not required (e.g., newer chipsets with integrated VR).	Select ISL6376IRZ-T when only Core VR functionality is needed and board space or cost optimization is prioritized over dual-rail integration.
RT8803AZSP	Single-output, 4-phase controller with SVI 2.0 support; lacks integrated NB VR, dual NTC inputs, and VR_HOT_L signal; lower max switching frequency (350 kHz).	Targeted at entry-level AMD desktop boards with simplified power architecture and reduced thermal monitoring requirements.	Choose RT8803AZSP for cost-sensitive designs where dual-VR coordination and per-rail thermal telemetry are not required.

Compared with ISL6377HRZ-T, ISL6376IRZ-T removes Northbridge VR capability but retains identical Core VR performance and SVI 2.0 compliance, while RT8803AZSP offers lower integration and fewer thermal safety features - making ISL6377HRZ-T the only option supporting full AMD Fusion dual-rail reference designs.

Availability

ISL6377HRZ-T is available at Aetrix Electronics and suitable for AMD desktop motherboard VRMs, high-performance CPU power delivery systems, and SVI 2.0-compliant reference platforms requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.

Supply support for ISL6377HRZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Renesas Electronics acquired Intersil in 2017 and maintains its high-performance analog and power management portfolio, including multiphase VR controllers for computing applications.

The ISL6377HRZ-T belongs to Renesas' AMD-specific VR controller product line, engineered to meet the stringent voltage accuracy, transient response, and serial interface requirements of AMD Fusion desktop CPUs and chipsets.

FAQ

What is the operating temperature range for the ISL6377HRZ-T?

The ISL6377HRZ-T is rated for ambient operation from –10°C to +100°C, with junction temperature limited to +125°C. This HRZ-grade rating targets high-power desktop CPU VRM environments where sustained thermal stress is expected, unlike the IRZ variant (–40°C to +85°C) intended for broader industrial use. The device's thermal pad and low θJC (3.5°C/W) support reliable operation under continuous 4-phase Core VR loads.

Does the ISL6377HRZ-T support both DCR and resistor-based current sensing?

Yes, the ISL6377HRZ-T supports both lossless inductor DCR current sensing and precision resistor current sensing on both Core and Northbridge VR outputs. Each VR has dedicated ISEN inputs and transconductance amplifier inputs (ISUMP/ISUMN and ISUMP_NB/ISUMN_NB). DCR sensing requires a single NTC thermistor per rail for temperature compensation, while resistor sensing uses matched precision resistors - both methods are validated in the FN8336 datasheet Figures 3–5.

How is phase configuration controlled on the ISL6377HRZ-T?

Phase configuration is controlled via hardware strapping of the ISEN pins: pulling ISEN2/ISEN3/ISEN4 high disables Core VR phases 2/3/4 respectively (e.g., ISEN3 = +5V → 2-phase Core); similarly, ISEN2_NB = +5V forces Northbridge VR into single-phase mode. No firmware or register writes are needed - configuration is static at power-up and fully documented in the Pin Descriptions section (Page 7–9 of FN8336).

What is the function of the FCCM_NB pin on the ISL6377HRZ-T?

The FCCM_NB pin configures the floating internal driver (BOOTX/UGATEX/PHASEX/LGATEX) for either Core Phase 3 or Northbridge Phase 1, based on whether a resistor is connected from FCCM_NB to GND. It also sets the diode emulation behavior for that driver and determines the slew rate for both VRs. Its dual role is explicitly defined in the Pin Descriptions (Page 8) and Theory of Operation (Page 14) of the FN8336 datasheet.

Is the ISL6377HRZ-T compatible with AMD SVI 2.0 protocol specifications?

Yes, the ISL6377HRZ-T is fully compliant with AMD SVI 2.0, supporting the complete serial interface (SVC clock 100 kHz–25 MHz, bidirectional SVD, SVT telemetry signal), pre-PWROK metal VID, VID-on-the-fly transitions, and SVI bus protocol timing. Compliance is confirmed in the datasheet title, Feature list, and Section "AMD Serial VID Interface 2.0" (Page 20), with no deviations or partial support noted.

ISL6377HRZ-T Specifications

Product attributes: Attribute value

Manufacturer:: Renesas

Series:: Robust Ripple Regulator™ (R3)

Package/Case:: 48-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Applications:: Controller, AMD Fusion™ CPU GPU

Voltage - Input:: 10V ~ 12.6V

Number of Outputs:: 2

Voltage - Output:: 0.5V ~ 1.55V

Operating Temperature:: -10°C ~ 100°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 48-QFN (6x6)

ISL6377HRZ-T FAQ

1.How can I place an order for ISL6377HRZ-T through Aetrix?

Please submit a Request for Quotation (RFQ) for ISL6377HRZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ISL6377HRZ-T reliable?

The price and inventory of ISL6377HRZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6377HRZ-T is usually 5 days.

3.What payment methods are accepted for ISL6377HRZ-T?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6377HRZ-T transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ISL6377HRZ-T?

ISL6377HRZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ISL6377HRZ-T order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ISL6377HRZ-T?

For technical support, including ISL6377HRZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6377HRZ-T requirements.

6.How does Aetrix verify that ISL6377HRZ-T is sourced from the original manufacturer or authorized distributors?

All ISL6377HRZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6377HRZ-T meets industry standards.

7.What is the process for return or replacement of ISL6377HRZ-T?

All ISL6377HRZ-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL6377HRZ-T, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ISL6377HRZ-T part is unused and in its original packaging.

Return procedure for ISL6377HRZ-T:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…