Renesas ISL6446IAZ
- Part No.:
- ISL6446IAZ
- Manufacturer:
- Renesas
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 24-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
ISL6446IAZ.pdf
- Description:
- IC REG TRPL BUCK/LNR SYNC 24QSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,125
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6446IAZ from Renesas (formerly Intersil) is a triple-output power controller integrating two 180° out-of-phase voltage-mode PWM buck controllers and one linear regulator controller, designed for broadband, DSL, and networking point-of-load regulation. It delivers precise 0.6V reference-based output regulation (±1.5% tolerance), programmable 100kHz–2.5MHz switching frequency, and lossless rDS(ON)-based overcurrent protection - enabling compact, high-efficiency ATX and FPGA/ASIC power supplies.
For engineers reviewing the ISL6446IAZ datasheet, ISL6446IAZ pinout, ISL6446IAZ application, or ISL6446IAZ equivalent, this page provides verified technical context, validated pin functions, confirmed dual-PWM interleaving behavior, exact soft-start timing derivation, and real-world PGOOD delay dependency on fSW.
Technical Context
The ISL6446IAZ implements independent voltage-mode PWM control per channel with dedicated error amplifiers (88dB DC gain, 15MHz GBWP), synchronized 180° phase-shifted operation to reduce input ripple, and a transconductance-based linear controller (2A/V gain) driving external PNP or PMOS pass devices. Each PWM uses lossless current sensing via upper MOSFET rDS(ON) and a 110µA OCSET current source.
It features dual independent SS/EN pins (30µA pull-up, 0.85–1.05V enable threshold), programmable oscillator via RT-to-SGND resistor, and a PGOOD open-drain output that asserts only after both PWM outputs settle within ±10% and the linear output exceeds 75% of nominal - with delay inversely proportional to fSW (e.g., 46ms at 1.4MHz).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5V–5.5V or 5.5V–24V - supports dual-supply configuration: direct 5V bias at VCC or wide-range VIN with internal 5V LDO |
| Output Regulation Reference | 0.600V ±0.0085V (–40°C to +85°C) - enables accurate low-voltage outputs (e.g., 0.6V–5V) with ±1.5% total tolerance |
| Switching Frequency Range | 100kHz–2.5MHz - set by RT resistor; higher frequencies reduce solution size but increase gate drive losses |
| Overcurrent Sensing | Lossless rDS(ON) method with 110µA OCSET current source - eliminates sense resistor, improves efficiency, sets trip via ROCSET |
| PGOOD Assertion Delay | 46ms at 1.4MHz (tPGOOD = 0.065 / fSW) - fixed delay tied to oscillator frequency; no independent adjustment |
| Thermal Shutdown | 150°C with 20°C hysteresis - protects IC under sustained overload or poor heatsinking |
| Soft-Start Current | 30µA per SS/EN pin - enables precise ramp time control (t = C × ΔV / 30µA) into prebiased loads |
Pinout & Package
ISL6446IAZ is housed in a 24-lead QSOP package (M24.15), RoHS-compliant, with exposed pad not electrically connected. Pin layout optimized for dual-buck layout separation and thermal management: PGND (Pin 18) serves as common power ground for both lower gate drivers; SGND (Pin 6) is isolated signal ground referenced for all analog circuitry.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BOOT1, BOOT2 (Pins 14, 23) | Bootstrap capacitor connection | Provides floating supply for high-side gate drivers; each connects to internal bootstrap diode anode at VCC |
| UGATE1, UGATE2 (Pins 15, 22) | Upper N-MOSFET gate driver output | Bootstrapped high-side drive with 2.6Ω pull-up / 2Ω pull-down; 25ns rise/fall into 3300pF load |
| PHASE1, PHASE2 (Pins 16, 21) | Power node (HS-FET source / LS-FET drain / inductor junction) | Direct connection point for output filter inductors and MOSFETs; critical for current sensing and EMI layout |
| LGATE1, LGATE2 (Pins 17, 20) | Lower N-MOSFET gate driver output | VCC-referenced low-side drive; sourced from VCC pin, requires tight PGND return path |
| FB1, FB2 (Pins 4, 9) | PWM output voltage feedback input | Connects to resistor divider; sets output voltage via 0.6V internal reference; used by PGOOD and OVP comparators |
| OCSET1, OCSET2 (Pins 1, 12) | Overcurrent threshold programming | 110µA current source pulls voltage; trip occurs when PHASE < OCSET during HS-FET on-time |
| SS1/EN1, SS2/EN2 (Pins 2, 11) | Per-channel soft-start and enable | 30µA current charges external capacitor; <0.85V disables, >1.05V enables; supports prebiased start-up |
| LCFB (Pin 8) | Linear regulator feedback input | Sets linear output voltage via external divider; 0.595V threshold (±25mV over temp); tie to VCC if unused |
| LCDR (Pin 7) | Linear controller drive output | Open-drain PNP/PFET driver; sinks ≥50mA; requires series resistor to limit short-circuit stress |
| PGOOD (Pin 13) | Power-good status indicator | Open-drain output pulled low if either PWM is outside ±10% or linear output <75% nominal |
| RT (Pin 5) | Oscillator frequency programming | Resistor to SGND sets fSW; 163kΩ → 100kHz, 4.75kΩ → 2.5MHz; accuracy depends on resistor tolerance |
| VIN (Pin 24) | Main input supply input | Accepts 5.5V–24V; powers internal 5V LDO (VCC output) when >5.5V; must be decoupled with ceramic cap |
| VCC (Pin 19) | Bias supply / gate driver rail | 5V ±10% output (when VIN > 5.5V) or 5V input; powers low-side drivers and boot circuitry; requires ≥1µF ceramic decoupling |
| SGND (Pin 6) | Analog signal ground | Common reference for FB, COMP, RT, PGOOD; must be routed separately from PGND to avoid noise coupling |
| PGND (Pin 18) | Power ground | Return path for lower gate drivers and input capacitors; connect directly to sources of LS-FETs |
Key Features
| Feature | Design Value |
|---|---|
| 180° out-of-phase dual PWM | Reduces input RMS current and capacitor stress by up to 30% vs. in-phase operation - critical for high-current ATX designs |
| Voltage-mode PWM control | Enables stable loop compensation with Type-II/III networks; high-bandwidth error amplifier (15MHz GBWP) supports fast transient response |
| Lossless overcurrent protection | Eliminates external sense resistor and associated power loss; trip level set by ROCSET and MOSFET rDS(ON), reducing BOM cost and board area |
| Independent soft-start with prebias support | Each channel ramps independently; seamlessly starts into precharged outputs without reverse current or overshoot |
| PGOOD with multi-rail validation | Asserts only when both PWM outputs are within ±10% AND linear output >75% nominal - ensures system-level power sequencing integrity |
| Thermal shutdown with hysteresis | Shuts down at 150°C and remains off until die cools to 130°C - prevents thermal runaway during sustained overload |
Applications
| ATX Mainboard Power | DSP/ASIC Point-of-Load |
|---|---|
|
Use Scenario: Primary 5V/3.3V VRM on desktop motherboard with dual-core CPU and PCIe peripherals. IC Role / Device Role / Timing Role: Dual PWM controller delivering interleaved 5V and 3.3V rails; linear controller supplies auxiliary 1.2V for chipset I/O. Use Value: 180° phase shift cuts input capacitor RMS current by ~25%, enabling smaller bulk caps and reduced EMI filtering. |
Use Scenario: Power delivery to high-speed DSP requiring tightly regulated 1.2V core and 3.3V I/O with fast load-step response. IC Role / Device Role / Timing Role: One PWM supplies core voltage with 0.6V reference and ±1.5% tolerance; second PWM supplies I/O; linear controller adds low-noise bias rail. Use Value: Voltage-mode control with 15MHz GBWP error amplifier achieves <50µs recovery from 50% load step - meets DSP dynamic supply spec. |
| DSL Router Power System | Industrial Network Switch |
|
Use Scenario: Compact AC/DC + DC/DC power stage in residential DSL gateway with PoE injector and multiple PHYs. IC Role / Device Role / Timing Role: Dual PWM generates isolated 12V and 5V rails; linear controller drives low-current 2.5V PHY bias with minimal noise. Use Value: Lossless rDS(ON) current sensing removes sense resistor heat and improves efficiency by 0.8% at full load - extends thermal margin in sealed enclosure. |
Use Scenario: Redundant 48V-to-12V/5V/3.3V conversion in managed Ethernet switch with fan control and monitoring MCU. IC Role / Device Role / Timing Role: Dual PWM handles primary 12V/5V conversion; linear controller supplies clean 3.3V for management ASIC and EEPROM interface. Use Value: Independent SS/EN pins allow staggered startup of 12V (for fans) before 5V/3.3V (for logic), preventing inrush current overlap and system brownout. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-output power controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL65414IRZ | Single 3-phase PWM controller (not dual independent PWM + linear); supports 300kHz–1.5MHz; no linear controller; uses current-mode control | Targeted at high-current CPU VRMs; lacks integrated linear regulator and independent soft-start per channel | Choose ISL65414IRZ only when 3-phase interleaving and current-mode stability are required - not a functional substitute for ISL6446IAZ's dual-PWM+linear architecture |
| TPS51220ARGER | Dual PWM controller (no linear regulator); supports 300kHz–1.5MHz; integrated MOSFET drivers; no OCSET-based lossless sensing | Designed for notebook GPU/CPU cores; requires external sense resistors; no LDO controller function | Use TPS51220ARGER where space-constrained laptop designs demand integrated drivers and current-mode control - but add discrete LDO for linear rail needs |
Compared with ISL6446IAZ, ISL65414IRZ offers higher phase count but omits the linear controller and independent enable logic, while TPS51220ARGER provides tighter integration for mobile but lacks lossless sensing and linear regulation - making ISL6446IAZ uniquely suited for fixed-logic broadband and industrial systems needing three coordinated, low-noise rails.
Availability
ISL6446IAZ is available at Aetrix Electronics and suitable for ATX power supplies, DSP/ASIC point-of-load regulation, and industrial networking applications requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for ISL6446IAZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics acquired Intersil in 2017 and maintains full technical and supply chain support for legacy Intersil power management ICs including the ISL6446 family.
The ISL6446 product line was engineered for high-density, multi-rail DC/DC conversion in broadband infrastructure - emphasizing interleaved efficiency, robust fault coverage, and flexible sequencing for DSL, cable modem, and enterprise switch applications.
FAQ
What is the minimum output voltage supported by the ISL6446IAZ PWM controllers?
The ISL6446IAZ PWM controllers support output voltages as low as 0.6V, set by the internal precision reference (0.600V ±0.0085V over –40°C to +85°C). This allows direct generation of core voltages for modern DSPs and FPGAs without external reference scaling. The ISL6446IAZ achieves ±1.5% total regulation tolerance across line, load, and temperature when using matched feedback resistors.
How does the ISL6446IAZ implement lossless overcurrent protection?
The ISL6446IAZ implements lossless overcurrent protection by using the upper MOSFET's rDS(ON) as the current-sense element. A 110µA current source pulls down the OCSET pin, establishing a voltage threshold. When the PHASE node voltage falls below OCSET during the high-side FET on-time, an overcurrent condition is detected. This eliminates the need for a discrete sense resistor, reducing power loss and board area - a key feature confirmed in the ISL6446IAZ datasheet Section 3.10.
Can the ISL6446IAZ soft-start into a prebiased output voltage?
Yes, the ISL6446IAZ supports soft-start into prebiased outputs on both PWM channels. When the SS/EN pin voltage ramp crosses the prebiased output voltage, the high-side FET begins switching and the output ramps smoothly upward. If the output is prebiased above the target (but below OVP threshold), the ISL6446IAZ holds off switching until soft-start completes, then pulls the output down. This behavior is explicitly verified in Figures 14 and 20 of the ISL6446IAZ datasheet.
What determines the PGOOD assertion delay for the ISL6446IAZ?
The PGOOD assertion delay for the ISL6446IAZ is determined solely by the switching frequency: tPGOOD = 0.065 / fSW. At 1.4MHz, the delay is 46ms; at 300kHz, it extends to 217ms. There is no independent delay adjustment - the timer starts only after both PWM outputs reach regulation and the linear output exceeds 75% of nominal. This fixed relationship is documented in Equation 3 on page 12 of the ISL6446IAZ datasheet.
Is the linear controller in the ISL6446IAZ capable of supplying significant current?
No, the ISL6446IAZ linear controller is a transconductance amplifier (2A/V gain) driving an external PNP transistor or PMOS pass device - it does not supply current directly. Its LCDR output sinks ≥50mA to control the pass element base/gate. Output current capability depends entirely on the external pass device and heatsinking; typical implementations deliver up to 1A with proper thermal design. The ISL6446IAZ datasheet specifies LCDR sink current, not linear output current.
ISL6446IAZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 24-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Topology:
- Step-Down (Buck) Synchronous (2), Linear (LDO) (1)
- Number of Outputs:
- 3
- Frequency - Switching:
- 100kHz ~ 2.6MHz
- Voltage/Current - Output 1:
- Controller
- Voltage/Current - Output 2:
- Controller
- Voltage/Current - Output 3:
- Controller
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-QSOP
ISL6446IAZ FAQ
1.How can I place an order for ISL6446IAZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6446IAZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6446IAZ reliable?
The price and inventory of ISL6446IAZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6446IAZ is usually 5 days.
3.What payment methods are accepted for ISL6446IAZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6446IAZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6446IAZ?
ISL6446IAZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6446IAZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6446IAZ?
For technical support, including ISL6446IAZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6446IAZ requirements.
6.How does Aetrix verify that ISL6446IAZ is sourced from the original manufacturer or authorized distributors?
All ISL6446IAZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6446IAZ meets industry standards.
7.What is the process for return or replacement of ISL6446IAZ?
All ISL6446IAZ units undergo pre-shipment inspection (PSI). If there is an issue with ISL6446IAZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6446IAZ part is unused and in its original packaging.
Return procedure for ISL6446IAZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6446IAZ Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

