Renesas ISL6505CRZ
- Part No.:
- ISL6505CRZ
- Manufacturer:
- Renesas
- Category:
- Power Supply Controllers, Monitors
- Package:
- 20-VQFN Exposed Pad
- Datasheet:
-
ISL6505CRZ.pdf
- Description:
- IC PWR SUPPLY CTRLR/MONITR 20QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,240
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6505CRZ from Intersil is a multiple linear power controller with ACPI control interface, designed for motherboard-level power management in microprocessor systems. It integrates four regulated outputs - 3.3VDUAL/3.3VSB (3.3V), 5VDUAL (5V), 1.2VVID, and programmable VOUT1 (1.2–1.5V) - with digital S3/S5 sleep-state control, undervoltage monitoring, and thermal shutdown. It operates across 0°C to 70°C and supports ATX-compliant PC power sequencing.
For engineers reviewing the ISL6505CRZ datasheet, ISL6505CRZ pinout, ISL6505CRZ application, or ISL6505CRZ equivalent, this device serves as a critical ACPI-compliant power controller for legacy desktop/server motherboards requiring coordinated 3.3V/5V/1.2V rail control, sleep-state transitions (S0–S5), and fault reporting via FAULT pin.
Technical Context
The ISL6505CRZ implements three linear regulators (3.3VDUAL/3.3VSB, 1.2VVID, VOUT1) and one dual-mode switching controller (5VDUAL), all synchronized to ACPI state logic via S3/S5 inputs. Its internal soft-start circuit uses a 10µA current source and external CSS capacitor to ramp output voltages in two controlled phases.
It features independent undervoltage detection on all four outputs plus monitored ATX rails (3V3, 5V), centralized FAULT reporting, and temperature monitoring with 125°C fault threshold and 155°C shutdown. The LAN pin selects VOUT1 persistence (always-on vs. active-only), while EN5 configures 5VDUAL behavior in S5 state.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Count | Four regulated outputs: 3.3VDUAL/3.3VSB, 5VDUAL, 1.2VVID, VOUT1 (1.2–1.5V) |
| ACPI State Support | Full S0–S5 state control via dedicated S3/S5 digital inputs with deglitching and legal transition enforcement |
| VOUT1 Programmability | User-selectable 1.2V–1.5V via external resistor divider on FB1 pin; mode selected by LAN pin logic level |
| Regulation Accuracy | ±2.0% over temperature for all outputs - ensures stable voltage identification and peripheral power integrity |
| Thermal Protection | Fault reporting at 125°C; unconditional shutdown at 155°C - prevents thermal runaway in high-density PCB layouts |
| Package Type | 20-pin QFN (5×5 mm, MLF), RoHS-compliant Pb-free plus anneal finish - enables compact, thermally efficient motherboard placement |
| Supply Current | 6 mA nominal I5VSB; 4 mA shutdown current - minimizes standby power draw from ATX 5VSB rail |
Pinout & Package
ISL6505CRZ is housed in a 20-lead, 5×5 mm QFN package (JEDEC MO-220 compliant) with exposed thermal pad tied to GND. Pin numbering follows standard top-view orientation; Pin 1 (FB1) is marked by dot or notch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| FB1 (Pin 18) | VOUT1 feedback input | Analog input comparing external resistor divider voltage to 0.8V internal reference - sets precise VOUT1 regulation point |
| DR1 (Pin 19) | VOUT1 gate driver output | Drives external NFET gate to generate VOUT1 from 3.3VDUAL rail - delivers up to 10 mA drive current |
| 3V3DL (Pin 1) | 3.3VDUAL/3.3VSB output node | Regulated 3.3V output node; supplies current to VOUT1 and monitored for undervoltage - active in all states |
| 5VDL (Pin 12) | 5VDUAL output node | Switched 5V output node; driven by external NMOS in active state, PMOS/PNP in S3 - monitored for UV with 4.10V threshold |
| 1V2VID (Pin 2) | 1.2V VID regulator output | Internal linear regulator output powering CPU VID circuitry - active only in S0/S1/S2; shuts off in sleep states |
| S3 / S5 (Pins 6 / 7) | ACPI sleep-state control inputs | Digital inputs with 50 µA pull-up to 5VSB - determine operating state (S0–S5); deglitched and transition-locked per ACPI spec |
| EN5 (Pin 5) | 5VDUAL S5 enable control | Logic input selecting whether 5VDUAL remains on or shuts down during S5 - open/high = stay on; low = shut down |
| LAN (Pin 13) | VOUT1 mode selection | Logic input selecting VOUT1 behavior: high/open = always-on (10/100 LAN); low = active-only (Gigabit Ethernet) |
| FAULT (Pin 9) | Centralized fault reporting output | Open-drain CMOS output pulled to 5VSB during any UV event, overtemperature, or VID fault - no external pull-down required |
| SS (Pin 14) | Soft-start timing and shutdown control | Connects to external capacitor for dual-phase soft-start ramp; pulling below 0.8V forces immediate shutdown and FAULT reset |
Key Features
| Feature | Design Value |
|---|---|
| ACPI-compliant multi-rail control | Hardware-enforced S0–S5 state transitions with illegal transition blocking - eliminates firmware-dependent power sequencing errors |
| Integrated undervoltage monitoring | Per-output UV detection with hysteresis (e.g., 150 mV on 3.3V) and centralized FAULT pin - simplifies system-level fault handling |
| Configurable VOUT1 persistence | LAN pin selects between always-on (10/100 LAN) and active-only (Gigabit Ethernet) operation - matches real-world NIC power requirements |
| Two-phase soft-start | 10 µA current source + external capacitor enables controlled ramp-up of 3.3VDUAL/VOUT1 first, then 1.2VVID/5VDUAL - prevents ATX 5VSB collapse |
| Thermal fault hierarchy | 125°C FAULT assertion followed by 155°C shutdown - provides early warning and failsafe protection without false triggers |
Applications
| Desktop Motherboard Power Management | Server Board ACPI Compliance |
|---|---|
Use Scenario: Regulating auxiliary power rails on ATX-compliant x86 motherboards with legacy chipset support. IC Role / Device Role / Timing Role: Centralized ACPI power controller managing 3.3VDUAL, 5VDUAL, 1.2VVID, and VOUT1 sequencing across S0–S5 states. Use Value: Eliminates discrete logic and multiple regulators; reduces BOM count and layout area while ensuring strict ACPI timing compliance. |
Use Scenario: Providing coordinated sleep-state power control for server baseboards requiring S3 suspend-to-RAM and S5 soft-off. IC Role / Device Role / Timing Role: Dual-rail linear + switching controller enabling simultaneous 3.3V/5V retention in S3 and selective 5V shutdown in S5 via EN5. Use Value: Enables reliable wake-from-sleep functionality and low-power idle modes without custom firmware intervention. |
| PCI Slot Auxiliary Power | LAN/Ethernet PHY Power Control |
Use Scenario: Delivering stable 3.3VSB to PCI slots and south bridge during S3 sleep state. IC Role / Device Role / Timing Role: Linear regulator using external NPN transistor to maintain 3.3V output from 5VSB during S3/S4/S5. Use Value: Ensures hot-plug readiness and wake-on-LAN capability without drawing from main ATX 3.3V rail. |
Use Scenario: Supplying programmable 1.2–1.5V to Ethernet PHYs with mode-selectable availability (always-on vs. active-only). IC Role / Device Role / Timing Role: Linear regulator (VOUT1) with LAN pin-controlled enable timing - matches 10/100 vs. Gigabit PHY power profiles. Use Value: Reduces system standby power by disabling VOUT1 in S3/S4/S5 when Gigabit mode is selected. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multiple-rail ACPI power controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6505CBZ | Same die, SOIC-20 package (vs. QFN-20); higher θJA (65°C/W vs. 35°C/W); leaded finish | Preferred for prototyping or wave-soldered legacy designs where QFN reflow is unavailable | Select ISL6505CBZ only if board assembly process cannot support QFN; identical functionality and pinout except package footprint |
| RT8205AZQW | Single-chip 4-output controller with integrated MOSFET drivers; supports 1.5–5.5V input; no S3/S5 state logic | Targets modern low-power embedded systems, not ACPI-compliant PC platforms | Use RT8205AZQW only for new non-ACPI designs requiring higher integration; not a drop-in replacement for ISL6505CRZ |
Compared with ISL6505CBZ, the ISL6505CRZ offers superior thermal performance and smaller footprint for high-density motherboards, while RT8205AZQW lacks ACPI state control and requires redesign of sleep-state sequencing logic.
Availability
ISL6505CRZ is available at Aetrix Electronics and suitable for desktop motherboard design, server board power management, and legacy PC platform development requiring stable component supply and long-term lifecycle support.
Supply support for ISL6505CRZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) is a semiconductor company specializing in precision analog and power management ICs for computing, industrial, and communications markets.
The ISL6505 product line was designed specifically for ACPI-compliant PC motherboard power sequencing, integrating linear regulation, switching control, and state-aware monitoring into a single package for x86 platform designers.
FAQ
What is the primary function of the ISL6505CRZ in a PC motherboard?
The ISL6505CRZ serves as a multiple linear power controller with ACPI interface, managing four critical voltage rails - 3.3VDUAL/3.3VSB, 5VDUAL, 1.2VVID, and programmable VOUT1 - while enforcing S0–S5 sleep-state transitions. It replaces discrete regulators and logic in ATX-compliant systems, ensuring coordinated power-up/down sequences and fault reporting via the FAULT pin. Its design directly supports legacy x86 motherboard architectures requiring strict ACPI compliance.
How does the ISL6505CRZ handle undervoltage conditions across its outputs?
The ISL6505CRZ monitors all four regulated outputs (3.3VDUAL, 5VDUAL, 1.2VVID, VOUT1) plus ATX 3V3 and 5V rails for undervoltage events. Each has defined rising/falling thresholds (e.g., 3.3VDUAL UV rising threshold = 2.62V) and hysteresis (e.g., 150 mV). Any detected UV condition pulls the FAULT pin high to 5VSB, signaling system-level fault without latching - except for 1.2VVID, which shuts down internally upon fault. This centralized reporting simplifies host system diagnostics.
Can the ISL6505CRZ be used in new designs, and what is its lifecycle status?
The ISL6505CRZ is an obsolete product with no recommended replacement, as noted in the official datasheet (FN9109 Rev 3.00). However, Aetrix Electronics maintains verified inventory and supports ongoing production for legacy motherboard repair, refurbishment, and long-life industrial deployments. Customers should consult Renesas' technical support for migration paths, but the ISL6505CRZ remains fully functional and electrically identical to original specifications for existing designs.
What is the role of the SS (Soft-Start) pin on the ISL6505CRZ?
The SS pin on the ISL6505CRZ controls both soft-start timing and emergency shutdown. An external capacitor (typically 0.1 µF) forms a ramp with the internal 10 µA current source, enabling two-phase voltage ramp-up: first 3.3VDUAL/VOUT1, then 1.2VVID/5VDUAL. Pulling SS below 0.8V forces immediate shutdown of all outputs and resets the FAULT pin - a hardware-level safety feature usable by system watchdogs or thermal cutoff circuits. This dual function ensures robust start-up and fail-safe operation.
How does the LAN pin affect VOUT1 behavior in different ACPI states?
The LAN pin on the ISL6505CRZ selects VOUT1 operational mode: logic high (or open) enables 10/100 LAN mode, keeping VOUT1 active across all ACPI states (S0–S5); logic low enables Gigabit Ethernet mode, restricting VOUT1 to active states only (S0–S2). This mapping is confirmed in Table 2 of the datasheet and is independent of VOUT1's resistor-programmed voltage (1.2–1.5V). The selection is static - intended to be hardwired, not dynamically toggled - aligning with real-world Ethernet PHY power requirements.
ISL6505CRZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 20-VQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Applications:
- Power Supply Controller/Monitor
- Voltage - Input:
- -
- Voltage - Supply:
- 4.75V ~ 5.25V
- Current - Supply:
- 6 mA
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-QFN (5x5)
ISL6505CRZ FAQ
1.How can I place an order for ISL6505CRZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6505CRZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6505CRZ reliable?
The price and inventory of ISL6505CRZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6505CRZ is usually 5 days.
3.What payment methods are accepted for ISL6505CRZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6505CRZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6505CRZ?
ISL6505CRZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6505CRZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6505CRZ?
For technical support, including ISL6505CRZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6505CRZ requirements.
6.How does Aetrix verify that ISL6505CRZ is sourced from the original manufacturer or authorized distributors?
All ISL6505CRZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6505CRZ meets industry standards.
7.What is the process for return or replacement of ISL6505CRZ?
All ISL6505CRZ units undergo pre-shipment inspection (PSI). If there is an issue with ISL6505CRZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6505CRZ part is unused and in its original packaging.
Return procedure for ISL6505CRZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6505CRZ Tags

-
UC3845AD8TR
Texas Instruments

-
UC2843AD8TR
Texas Instruments

-
LM3880MFX-1AE/NOPB
Texas Instruments

-
LM3880MFX-1AA/NOPB
Texas Instruments

-
INA234AIYBJR
Texas Instruments

-
INA700AYWFR
Texas Instruments

-
LM3880MF-1AE/NOPB
Texas Instruments

-
LM3880MF-1AA/NOPB
Texas Instruments

-
LM3881MM/NOPB
Texas Instruments

-
UCC2802DTR
Texas Instruments

-
NCP4305DMTTWG
onsemi
-
INA237AIDGSR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

