My Inquiry
My Account
Renesas ISL6524ACB-T
- Part No.:
- ISL6524ACB-T
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
ISL6524ACB-T.pdf
- Description:
- IC REG CTRLR PWM 4OUT 28SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,760
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6524ACB-T from Intersil is a VRM8.5-compliant quad-output power system controller integrating one synchronous-buck PWM controller and three linear regulators in a 28-pin SOIC package. It delivers precisely regulated 1.05–1.825V core (VOUT1), 1.2V AGTL+ bus (VOUT2), 1.5V AGP bus (VOUT3), and 1.8V chipset core (VOUT4) for Intel microprocessor motherboards, with ±1% core regulation, 200kHz fixed-frequency operation, and MOSFET rDS(ON)-based over-current sensing.
For engineers reviewing the ISL6524ACB-T datasheet, ISL6524ACB-T pinout, ISL6524ACB-T application, or ISL6524ACB-T equivalent, this page provides verified technical context, validated pin functions, confirmed VRM8.5 DAC voltage programming (1.050V–1.825V in 25mV steps), real-world soft-start sequencing behavior (SS13/SS24), and documented fault response logic for VOUT1 over-voltage, VOUT2 under-voltage, and OC latch recovery.
Technical Context
The ISL6524ACB-T implements voltage-mode PWM control with a high-bandwidth error amplifier (88dB DC gain, 15MHz GBWP) and full 0–100% duty-cycle capability. Its integrated 5-bit TTL DAC (VID0–VID3, VID25) sets the core reference (DACOUT) and directly determines PGOOD and OVP thresholds (±10% and 120% of DACOUT).
All four outputs are independently monitored: VSEN1 feeds core OVP/PGOOD comparators; VSEN2–VSEN4 provide ±3% regulation and UV detection; FAULT/RT configures oscillator frequency (185–215kHz); OCSET enables MOSFET rDS(ON)-based current limiting without external sense resistors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Supply | +12V ±10% - powers gate drivers, internal logic, and MOSFET bias; monitored for POR at 10.4V rise / 8.2V fall |
| PWM Output Range | 1.050V to 1.825V in 25mV steps - VRM8.5-compliant DAC programming for Intel Pentium III/IV core voltage |
| Core Regulation | ±1% over temperature - achieved via precision internal reference and voltage-mode control loop |
| Linear Outputs | VOUT2 = 1.2V ±3%, VOUT3 = 1.5V ±3%, VOUT4 = 1.8V ±3% - fixed or adjustable via FIX pin and external resistor dividers |
| Oscillator Frequency | 200kHz nominal (185–215kHz range) - constant-frequency operation enables predictable EMI filtering and inductor sizing |
| Over-Current Sensing | rDS(ON)-based - eliminates current-sense resistor; trip point set by OCSET current (200µA) and external ROCSET |
| Soft-Start Control | SS13/SS24 pins with 28µA internal current sources - enable sequenced ramp-up: VOUT4 first, then VOUT2, then VOUT1/VOUT3 |
Pinout & Package
28-pin SOIC package (M28.3 drawing), surface-mount, RoHS-compliant (Pb-free option available). Pin functions validated per FN9064 Rev 1.00 datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (28) | Bias supply input | +12V supply for IC logic and MOSFET gate drive; monitored for Power-On Reset |
| GND (17) | Signal ground reference | Reference node for all analog comparators, DAC, and error amplifiers |
| PGND (24) | Power ground return | Low-inductance return path for synchronous buck lower MOSFET source |
| UGATE (27) | Upper MOSFET gate driver | 1A source/sink capable output driving Q1 gate in synchronous buck stage |
| LGATE (25) | Lower MOSFET gate driver | 1A source/sink capable output driving Q2 gate; used for OVP clamping |
| VSEN1 (22) | PWM output voltage feedback | Direct connection to VOUT1; sets PGOOD (±10%) and OVP (120% DACOUT) thresholds |
| VID0–VID3, VID25 (3–7) | DAC digital inputs | TTL-compatible 5-bit interface selecting core voltage; internally pulled up to VAUX via 5kΩ |
| SS13 (13) | PWM & VOUT3 soft-start timing | 28µA current source charges external capacitor; controls ramp-up of VOUT1 and VOUT3 |
| SS24 (12) | VOUT2 soft-start timing | 28µA current source charges external capacitor; initiates VTTPG and enables VOUT2 regulation |
| VTTPG (9) | VOUT2 power-good indicator | Open-collector output pulled low if VOUT2 < 1.08V or SS13 < 1.25V |
| PGOOD (8) | System power-good indicator | Open-collector output pulled low if VOUT1 out of ±10% DACOUT or any VSENx below UV threshold |
| DRIVE2 (1), DRIVE3 (18), DRIVE4 (15) | Linear regulator pass transistor drivers | Drive N-MOSFETs (DRIVE2/3) or NPN BJTs (DRIVE4); 20–40mA output current capability |
| OCSET (23) | Over-current trip level setting | 200µA current source develops VSET across ROCSET; compares to upper MOSFET VDS |
| FAULT/RT (10) | Oscillator frequency adjustment | Resistor-to-GND increases fSW; resistor-to-VCC decreases fSW (185–215kHz range) |
Key Features
| Feature | Design Value |
|---|---|
| VRM8.5-compliant 5-bit DAC | Enables precise Intel microprocessor core voltage selection (1.050–1.825V @ 25mV steps) without external components |
| rDS(ON)-based over-current protection | Eliminates current-sense resistor; reduces BOM count and PCB area while maintaining accurate peak-current trip |
| Independent soft-start sequencing | SS24 initiates VOUT4 ramp before POR; SS13 releases VOUT1/VOUT3 only after VOUT2 reaches 90% - meets ATX 3.3V–1.8V ΔV ≤ 2V requirement |
| Dual open-collector power-good outputs | VTTPG signals VOUT2 readiness early; PGOOD confirms full system stability - supports safe CPU reset and BIOS handoff |
| Triple linear regulator support | DRIVE2/3/4 drive external N-MOSFETs or NPN transistors; FIX pin enables 1.26–3.3V adjustable output for VOUT3/VOUT4 |
Applications
| AGTL+ Bus Power | Microprocessor Core Voltage |
|---|---|
|
Use Scenario: Providing stable 1.2V ±3% power to the AGTL+ signaling bus on Intel Pentium III/IV-era server and desktop motherboards. IC Role / Device Role / Timing Role: Linear regulator controller (EA2) driving external N-MOSFET Q3; VSEN2 feedback ensures tight regulation independent of PWM switching noise. Use Value: Eliminates need for separate LDO IC; leverages same controller die for multiple rails, reducing component count and layout complexity. |
Use Scenario: Regulating dynamic core voltage for Intel Pentium III/IV CPUs using VRM8.5 protocol, supporting VID changes during frequency scaling. IC Role / Device Role / Timing Role: Synchronous-buck PWM controller with voltage-mode EA, 200kHz switching, and DACOUT-referenced PGOOD/OVP. Use Value: ±1% static regulation and fast transient response meet Intel VRM8.5 spec; rDS(ON) sensing avoids power loss from sense resistors. |
| AGP Bus Power | Chipset Core Power |
|
Use Scenario: Delivering 1.5V ±3% to the Advanced Graphics Port (AGP) slot on legacy PC motherboards, ensuring signal integrity under burst load. IC Role / Device Role / Timing Role: Linear regulator controller (EA3) with DRIVE3 output and VSEN3 feedback; soft-start synchronized to SS13 for controlled ramp. Use Value: Fixed 1.5V output or adjustable via FIX pin; UV monitoring prevents GPU lockup during brown-out conditions. |
Use Scenario: Supplying 1.8V ±3% to Northbridge/Southbridge chipset cores, requiring strict sequencing relative to ATX 3.3V rail. IC Role / Device Role / Timing Role: Linear regulator controller (EA4) with DRIVE4 output and VSEN4 feedback; operates pre-POR to limit ΔV vs. 3.3V rail. Use Value: Independent SS24-initiated startup ensures VOUT4 never lags ATX 3.3V by more than 2V - satisfies Intel motherboard design guidelines. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output motherboard power controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6522CB-T | Single PWM + dual linear (3 outputs total); no VOUT4 controller; lacks FIX pin adjustability for 1.8V rail | Suitable for simpler designs omitting chipset core power; cannot replace ISL6524ACB-T where 1.8V MCH rail is required | Select only when board design uses discrete 1.8V LDO or omits chipset core regulation |
| RT8802AZSP | VRM9.0-compliant; 6-bit DAC (0.0125V step); supports 0.7–1.75V core range; different pinout and sequencing logic | Targets newer Pentium 4 platforms with tighter VID resolution; requires PCB redesign due to non-pin-compatible layout | Choose for VRM9.0 compliance and finer core voltage granularity; not drop-in compatible |
Compared with ISL6524ACB-T, ISL6522CB-T provides fewer regulated outputs and no 1.8V chipset rail control, while RT8802AZSP offers higher DAC resolution and VRM9.0 support but demands full schematic and layout revision - neither serves as a pin-compatible replacement.
Availability
ISL6524ACB-T is available at Aetrix Electronics and suitable for motherboard power regulation, VRM8.5-compliant CPU voltage control, and multi-rail embedded computing systems requiring stable component supply and long-term industrial lifecycle support.
Supply support for ISL6524ACB-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) is a semiconductor company specializing in high-performance analog and power management ICs for computing, industrial, and communications markets.
The ISL6524ACB-T belongs to Intersil's VRM power controller product line, designed specifically for Intel-compatible motherboard power delivery with integrated DAC, sequenced soft-start, and MOSFET-based protection - targeting cost-sensitive yet specification-critical PC platform designs.
FAQ
What is the core voltage range supported by the ISL6524ACB-T?
The ISL6524ACB-T supports a core voltage range of 1.050V to 1.825V in precise 25mV steps via its integrated VRM8.5-compliant 5-bit TTL DAC. This range matches Intel Pentium III and early Pentium IV processor requirements. The DACOUT reference voltage directly sets both the PWM output target and associated PGOOD (±10%) and over-voltage (120% DACOUT) thresholds. VID pin states (VID0–VID3, VID25) determine the exact output level, and the ISL6524ACB-T datasheet Table 1 lists all valid combinations.
Does the ISL6524ACB-T require an external current-sense resistor for over-current protection?
No, the ISL6524ACB-T does not require an external current-sense resistor. It implements over-current protection by monitoring the voltage drop across the upper MOSFET's rDS(ON) using the OCSET pin. An internal 200µA current source develops a reference voltage (VSET) across an external ROCSET resistor; when the MOSFET's VDS exceeds VSET, the comparator trips. This method eliminates power loss and board space associated with shunt resistors while maintaining accurate peak-current detection for the ISL6524ACB-T's synchronous buck stage.
How does the ISL6524ACB-T handle power sequencing between its four outputs?
The ISL6524ACB-T enforces strict sequencing via two dedicated soft-start pins: SS24 initiates VOUT4 (1.8V chipset) ramp-up before Power-On Reset completes, ensuring ΔV vs. ATX 3.3V stays ≤2V; once VOUT2 (1.2V AGTL+) reaches 90% of target, SS13 releases to ramp VOUT1 (core) and VOUT3 (1.5V AGP) together. VTTPG asserts early to signal VOUT2 readiness, while PGOOD confirms full system stability. This sequence is hardwired in the ISL6524ACB-T's internal logic and requires no external timing components.
Can the 1.5V and 1.8V linear outputs of the ISL6524ACB-T be adjusted beyond their default voltages?
Yes, the 1.5V (VOUT3) and 1.8V (VOUT4) linear outputs can be adjusted using the FIX pin and external resistor dividers. When FIX is left open, internal dividers set fixed 1.5V and 1.8V outputs. Grounding FIX disables those dividers, allowing VOUT3 and VOUT4 to be set from 1.26V up to the input voltage (e.g., +3.3V or +5V) using external ROUT/RGND networks at VSEN3/VSEN4. The formula VOUT = 1.265V × (1 + ROUT/RGND) applies, and the ISL6524ACB-T datasheet specifies minimum 1.7V for VOUT4 when using +3.3V input.
What protection features are built into the ISL6524ACB-T?
The ISL6524ACB-T integrates comprehensive protection: VOUT1 over-voltage (120% DACOUT) triggers immediate latch-off; VOUT2 under-voltage causes shutdown; VOUT1 over-current or VOUT2/VOUT3 under-voltage increments fault counters, with three consecutive faults latching off the IC. All outputs feature UV monitoring with hysteresis (e.g., VSEN2 UV = 1.08V, hysteresis = 48mV). FAULT/RT doubles as oscillator frequency adjust and fault reporting node - pulled to VCC during OVP/OC events. These protections are fully implemented within the ISL6524ACB-T silicon with no external components required.
ISL6524ACB-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Controller, Intel VRM8.5
- Voltage - Input:
- 10.8V ~ 13.2V
- Number of Outputs:
- 4
- Voltage - Output:
- Multiple
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-SOIC
ISL6524ACB-T FAQ
1.How can I place an order for ISL6524ACB-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6524ACB-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6524ACB-T reliable?
The price and inventory of ISL6524ACB-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6524ACB-T is usually 5 days.
3.What payment methods are accepted for ISL6524ACB-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6524ACB-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6524ACB-T?
ISL6524ACB-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6524ACB-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6524ACB-T?
For technical support, including ISL6524ACB-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6524ACB-T requirements.
6.How does Aetrix verify that ISL6524ACB-T is sourced from the original manufacturer or authorized distributors?
All ISL6524ACB-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6524ACB-T meets industry standards.
7.What is the process for return or replacement of ISL6524ACB-T?
All ISL6524ACB-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL6524ACB-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6524ACB-T part is unused and in its original packaging.
Return procedure for ISL6524ACB-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6524ACB-T Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
