My Inquiry
My Account
Renesas ISL6524ACBZA-T
- Part No.:
- ISL6524ACBZA-T
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
ISL6524ACBZA-T.pdf
- Description:
- IC REG CTRLR PWM 4OUT 28SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,253
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6524ACBZA-T from Renesas (formerly Intersil) is a VRM8.5-compliant quad-output power system controller integrating one synchronous buck PWM controller and three linear regulators in a 28-pin SOIC package. It delivers precisely regulated 1.05–1.825V core (VOUT1), 1.2V AGTL+ bus (VOUT2), 1.5V AGP bus (VOUT3), and 1.8V chipset core (VOUT4) for Intel microprocessor motherboards, with ±1% core regulation, 200kHz fixed-frequency operation, and MOSFET rDS(ON)-based over-current sensing.
For engineers reviewing the ISL6524ACBZA-T datasheet, ISL6524ACBZA-T pinout, ISL6524ACBZA-T application, or ISL6524ACBZA-T equivalent, this page provides verified technical context, validated pin functions, confirmed VRM8.5 DAC voltage programming (1.050V–1.825V in 25mV steps), real-time soft-start sequencing (SS13/SS24), and RoHS-compliant Pb-free SOIC packaging - all directly extracted from FN9064 Rev 1.00.
Technical Context
The ISL6524ACBZA-T implements voltage-mode PWM control with a 200kHz internal oscillator and high-bandwidth error amplifier (15MHz GBWP, 6V/µs slew rate), enabling fast transient response for microprocessor core loads. Its integrated 5-bit TTL DAC (VID0–VID3, VID25) sets VOUT1 reference with ±1% static accuracy across temperature, while separate linear regulator error amplifiers (EA2–EA4) maintain ±3% tolerance on VOUT2–VOUT4.
Protection architecture includes dual-stage fault handling: over-voltage on VOUT1 latches off outputs 1–3; under-voltage on VOUT4 forces full shutdown; and OC/UV events on VOUT2/VOUT3 increment counters up to three cycles before latching. Over-current detection uses an internal 200µA current source (IOCSET) and external ROCSET resistor to sense upper MOSFET rDS(ON), eliminating discrete current-sense resistors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VOUT1 Range | 1.050V to 1.825V in 25mV steps via VRM8.5 5-bit DAC; enables precise Intel CPU core voltage selection |
| VOUT1 Regulation | ±1% over temperature; ensures stable microprocessor core supply under thermal stress |
| VOUT2/VOUT3/VOUT4 | Fixed 1.2V ±3%, 1.5V ±3%, 1.8V ±3%; supports AGTL+, AGP, and chipset core rails without external feedback |
| Switching Frequency | 200kHz nominal (185–215kHz); constant-frequency operation simplifies EMI filtering and inductor design |
| Over-Current Sensing | rDS(ON)-based using IOCSET = 200µA and external ROCSET; removes need for shunt resistor and associated power loss |
| Soft-Start Control | Dual independent timers: SS13 controls VOUT1/VOUT3 ramp-up; SS24 controls VOUT2 with delayed VTTPG assertion |
| Package | 28-pin SOIC (M28.3), Pb-free, RoHS compliant; compatible with standard ATX motherboard reflow profiles |
Pinout & Package
ISL6524ACBZA-T is housed in a 28-pin SOIC package (JEDEC MO-012AA, package drawing M28.3), rated for 0°C to 70°C ambient operation and 125°C junction temperature. Thermal resistance θJA is 70°C/W on low-thermal-conductivity test board.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (28) | Bias supply input | Accepts +12V ±10% bias; powers internal logic and MOSFET gate drivers; monitored for POR |
| GND (17) | Signal ground reference | Reference point for all analog and digital signals; must be isolated from PGND to avoid noise coupling |
| PGND (24) | Power ground return | Low-impedance return path for synchronous buck lower MOSFET source; critical for OC sensing accuracy |
| UGATE (27) | Upper MOSFET gate driver | 1A source/sink capability; drives Q1 gate in synchronous buck; requires low-inductance layout |
| LGATE (25) | Lower MOSFET gate driver | 1A source/sink capability; drives Q2 gate; active during VOUT1 over-voltage clamp |
| VSEN1 (22) | PWM output voltage sense | Direct feedback for VOUT1; sets PGOOD and OVP thresholds at 92–110% of DACOUT |
| VID0–VID3, VID25 (3–7) | DAC digital inputs | TTL-compatible 5-bit interface; programs VOUT1 target voltage; internally pulled up to VAUX via 5kΩ |
| SS13 (13) | VOUT1/VOUT3 soft-start timer | 28µA current source charges external capacitor; delays PHASE pulse width ramp-up and clamps EA1/EA3 references |
| SS24 (12) | VOUT2 soft-start timer | 28µA current source; initiates VOUT2 ramp and VTTPG assertion after CSS24 reaches 1.25V |
| VTTPG (9) | VOUT2 power-good indicator | Open-collector output; pulled low if VOUT2 < 1.08V or SS13 < 1.25V; used for AGTL+ bus sequencing |
| PGOOD (8) | System-wide power-good signal | Open-collector output; goes high only when VOUT1 is within ±10% of DACOUT AND VOUT2–VOUT4 are above UV thresholds |
| OCSET (23) | Over-current threshold set | 200µA current source develops VSET across ROCSET; compares to upper MOSFET VDS for rDS(ON)-based OC trip |
| DRIVE2 (1), DRIVE3 (18), DRIVE4 (15) | Linear regulator pass transistor drivers | 20–40mA drive capability; compatible with N-MOSFET or NPN bipolar pass devices for VOUT2–VOUT4 |
Key Features
| Feature | Design Value |
|---|---|
| Integrated VRM8.5 DAC | 5-bit TTL interface (VID0–VID3, VID25) with ±1% DACOUT accuracy enables direct compatibility with Intel Pentium III/IV CPUs |
| Triple linear regulator control | Independent EA2–EA4 amplifiers with dedicated VSEN2/VSEN3/VSEN4 inputs support simultaneous 1.2V/1.5V/1.8V rail generation |
| Sequenced soft-start | SS13 and SS24 pins provide independent timing for VOUT1/VOUT3 and VOUT2, ensuring VTTPG asserts before core ramp-up |
| rDS(ON)-based over-current protection | Eliminates external current-sense resistor; reduces BOM cost and PCB area while maintaining accurate peak-current limiting |
| Robust fault management | Dual-latch architecture: immediate shutdown for VOUT1 OV or VOUT4 UV; counter-based restart for VOUT2/VOUT3 faults (3-event latch) |
Applications
| AGTL+ Bus Power Supply | Microprocessor Core Voltage Regulation |
|---|---|
|
Use Scenario: Providing stable 1.2V ±3% power to the AGTL+ signaling bus on desktop/server motherboards. IC Role / Device Role / Timing Role: Linear regulator controller (EA2) driving external N-MOSFET or NPN pass transistor; VSEN2 feedback maintains regulation. Use Value: Delivers precise 1.2V rail with fast soft-start (SS24) and VTTPG sequencing, meeting Intel AGTL+ bus timing requirements. |
Use Scenario: Regulating dynamic core voltage for Intel Pentium III/IV processors requiring VRM8.5 compliance. IC Role / Device Role / Timing Role: Synchronous buck PWM controller with voltage-mode EA1, 5-bit DAC, and rDS(ON)-based OC sensing. Use Value: Achieves ±1% VOUT1 regulation across load/temperature and supports 25mV fine-grained VID stepping for processor VID transitions. |
| AGP Bus Power Supply | Chipset Core Power Supply |
|
Use Scenario: Generating 1.5V ±3% for Advanced Graphics Port (AGP) interface circuitry on PC motherboards. IC Role / Device Role / Timing Role: Linear regulator controller (EA3) with VSEN3 feedback and DRIVE3 output; FIX pin open for fixed 1.5V mode. Use Value: Provides tightly regulated 1.5V rail synchronized to VOUT1 ramp via SS13 clamping, preventing AGP bus lockup during boot. |
Use Scenario: Supplying 1.8V ±3% to northbridge/southbridge core logic in Intel chipset platforms. IC Role / Device Role / Timing Role: Linear regulator controller (EA4) with DRIVE4 base drive for NPN pass transistor; operates independently of POR for early 1.8V ramp. Use Value: Ensures VOUT4 rises within 2V of ATX 3.3V supply at power-on, satisfying chipset core voltage sequencing constraints. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output motherboard power controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6522CBZ-T | Single PWM + dual linear; lacks third linear regulator (VOUT4) and VTTPG output; 24-pin SOIC | Supports only 3-rail systems (core + AGTL+ + AGP); cannot replace ISL6524ACBZA-T in 4-rail designs requiring 1.8V chipset core | Select only if motherboard design omits 1.8V chipset rail and uses discrete 1.8V LDO instead |
| RT8802AGQW | VRM9.0/10.0-compliant; supports 6-bit DAC (0.0125V steps), higher switching frequency (300kHz), and integrated MOSFET drivers | Targets newer Intel platforms (Core 2 Duo and later); not VRM8.5 backward-compatible; requires VID pin remapping | Use for new designs targeting post-Pentium IV CPUs; not drop-in for legacy VRM8.5 systems |
Compared with ISL6524ACBZA-T, ISL6522CBZ-T omits the 1.8V chipset regulator and VTTPG functionality, limiting it to 3-rail applications, while RT8802AGQW upgrades to VRM9.0/10.0 with finer DAC resolution and higher frequency but sacrifices VRM8.5 compatibility and requires board-level redesign.
Availability
ISL6524ACBZA-T is available at Aetrix Electronics and suitable for motherboard power regulation, AGTL+ bus supply, AGP graphics interface power, and chipset core voltage generation requiring stable component supply across industrial and computing OEM programs.
Supply support for ISL6524ACBZA-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation (acquired Intersil in 2017) is a global semiconductor leader specializing in analog, power management, and embedded processing solutions for automotive, industrial, and computing markets.
The ISL6524ACBZA-T belongs to Intersil's VRM8.5 power controller product line, designed specifically for single-chip multi-rail power delivery in Intel Pentium III/IV-era desktop and server motherboards.
FAQ
What is the operating temperature range for the ISL6524ACBZA-T?
The ISL6524ACBZA-T is specified for an ambient temperature range of 0°C to 70°C and a junction temperature range of 0°C to 125°C. Its thermal resistance θJA is 70°C/W on a low-conductivity test board, and maximum storage temperature is rated from –65°C to 150°C. These limits are defined in the FN9064 Rev 1.00 datasheet and apply directly to the ISL6524ACBZA-T part number.
Does the ISL6524ACBZA-T support VRM8.5 voltage identification?
Yes, the ISL6524ACBZA-T integrates a TTL-compatible 5-bit digital-to-analog converter (DAC) that fully complies with Intel VRM8.5 specifications. The VID0–VID3 and VID25 pins program VOUT1 from 1.050V to 1.825V in 25mV increments, and the DACOUT voltage directly sets both the PWM output target and associated PGOOD/OVP thresholds. This functionality is confirmed in the ISL6524ACBZA-T datasheet FN9064 Rev 1.00.
How does over-current protection work on the ISL6524ACBZA-T PWM channel?
The ISL6524ACBZA-T implements rDS(ON)-based over-current protection using an internal 200µA current source (IOCSET) and external ROCSET resistor. The resulting VSET voltage is compared to the voltage drop across the upper MOSFET (VDS = iD × rDS(ON)). When VDS exceeds VSET, the OC comparator trips, disabling outputs 1–3 and initiating soft-start restart. This eliminates the need for a discrete current-sense resistor in the ISL6524ACBZA-T design.
What is the function of the SS13 and SS24 pins on the ISL6524ACBZA-T?
SS13 and SS24 are independent soft-start timing pins on the ISL6524ACBZA-T. SS13 (Pin 13) controls the ramp-up of VOUT1 (core) and VOUT3 (AGP) via a 28µA current source charging an external capacitor; SS24 (Pin 12) controls VOUT2 (AGTL+) ramp and VTTPG assertion. Pulling SS24 below 0.8V triggers a chip reset. Both pins enable precise power sequencing required by Intel motherboard specifications for the ISL6524ACBZA-T.
Is the ISL6524ACBZA-T RoHS compliant and lead-free?
Yes, the ISL6524ACBZA-T is RoHS compliant and Pb-free, as indicated by the "Z" suffix in its ordering code and explicitly stated in the FN9064 Rev 1.00 datasheet. It uses 100% matte tin plate termination finish and Pb-free molding compounds, meeting IPC/JEDEC J-STD-020 reflow requirements. The "-T" suffix denotes tape-and-reel packaging, and the device is rated for SnPb and Pb-free soldering processes.
ISL6524ACBZA-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Controller, Intel VRM8.5
- Voltage - Input:
- 10.8V ~ 13.2V
- Number of Outputs:
- 4
- Voltage - Output:
- Multiple
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-SOIC
ISL6524ACBZA-T FAQ
1.How can I place an order for ISL6524ACBZA-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6524ACBZA-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6524ACBZA-T reliable?
The price and inventory of ISL6524ACBZA-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6524ACBZA-T is usually 5 days.
3.What payment methods are accepted for ISL6524ACBZA-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6524ACBZA-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6524ACBZA-T?
ISL6524ACBZA-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6524ACBZA-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6524ACBZA-T?
For technical support, including ISL6524ACBZA-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6524ACBZA-T requirements.
6.How does Aetrix verify that ISL6524ACBZA-T is sourced from the original manufacturer or authorized distributors?
All ISL6524ACBZA-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6524ACBZA-T meets industry standards.
7.What is the process for return or replacement of ISL6524ACBZA-T?
All ISL6524ACBZA-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL6524ACBZA-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6524ACBZA-T part is unused and in its original packaging.
Return procedure for ISL6524ACBZA-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6524ACBZA-T Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
