Renesas ISL6524CB
- Part No.:
- ISL6524CB
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
ISL6524CB.pdf
- Description:
- IC REG CTRLR PWM 4OUT 28SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,985
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6524CB from Intersil is a VRM8.5-compliant quad-output power system controller integrating one voltage-mode PWM core regulator and three linear regulators in a 28-pin SOIC package. It delivers precisely regulated 1.05–1.825V (±1% DAC-programmed), 1.2V (±3%), 1.5V (±3%), and 1.8V (±3%) outputs for Intel microprocessor core, AGTL+ bus, AGP bus, and chipset core power. Designed for ATX motherboard applications with +12V, +5V, and +3.3V bias inputs.
For engineers reviewing the ISL6524CB datasheet, ISL6524CB pinout, ISL6524CB application, or ISL6524CB equivalent, key selection considerations include VRM8.5 TTL DAC compatibility, synchronous buck gate drive capability (UGATE/LGATE), triple linear regulator drive (DRIVE2/3/4), integrated overcurrent protection using MOSFET rDS(ON), and dual Power-Good signaling (PGOOD and VTTPG) with sequenced soft-start.
Technical Context
The ISL6524CB implements a single-loop voltage-mode PWM control architecture with a 200kHz internal oscillator (±15% adjustable via RT resistor), high-bandwidth error amplifier (88dB DC gain, 15MHz GBWP), and full 0–100% duty cycle capability. Its VRM8.5-compatible 5-bit DAC (VID0–VID3, VID25) sets the core output reference with 25mV steps across 1.050V–1.825V.
Three independent linear controllers use external N-channel MOSFETs or NPN transistors, with fixed regulation points at 1.2V (VSEN2), 1.5V (VSEN3 when FIX = open), and 1.8V (VSEN4 when FIX = open), each monitored for undervoltage (75% threshold) and protected by fault latching logic. Soft-start is implemented via two dedicated current-sourced pins (SS13/SS24, 28μA each) controlling ramp timing for PWM and linear outputs independently.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| PWM Output Voltage Range | 1.050V to 1.825V in 25mV steps; VRM8.5-compliant DAC programming for Intel microprocessor core voltage targeting. |
| Linear Output Voltages | 1.2V ±3% (VOUT2), 1.5V ±3% (VOUT3), 1.8V ±3% (VOUT4); fixed outputs unless FIX pin is grounded for external resistor-divider adjustment. |
| Oscillator Frequency | 200kHz nominal (185–215kHz typical); adjustable via RT resistor connected to FAULT/RT pin for converter switching rate tuning. |
| Gate Drive Capability | UGATE/LGATE: 1A source / ≤3.5Ω sink; supports direct driving of N-channel MOSFETs in synchronous buck topology without external drivers. |
| Overcurrent Detection | Uses upper MOSFET rDS(ON) and internal 200μA current source at OCSET pin; eliminates need for sense resistor and enables accurate peak-current limiting. |
| Power-Good Signaling | Dual open-collector outputs: VTTPG (delayed VOUT2 status) and PGOOD (system-level OK when core is within ±10% DAC setting and all others above UV thresholds). |
| Operating Temperature | 0°C to 70°C ambient; junction temperature rated up to 125°C with θJA = 70°C/W in SOIC package. |
Pinout & Package
ISL6524CB is housed in a 28-lead SOIC package (M28.3 drawing), RoHS-compliant and Pb-free, with standard 0.050" lead pitch and 0.220" body width.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (28) | Bias supply input | +12V ±10% main IC supply; powers internal circuitry and provides gate drive charge; monitored for POR. |
| GND (17) | Signal ground reference | Common reference point for all analog and digital signals; separate from PGND to minimize noise coupling. |
| PGND (24) | Power ground return | Return path for synchronous PWM lower MOSFET source; must be tied directly to power ground plane. |
| UGATE (27) | PWM upper MOSFET gate driver | High-current source/sink output driving Q1 gate; enables synchronous rectification in buck converter. |
| LGATE (25) | PWM lower MOSFET gate driver | High-current source/sink output driving Q2 gate; complements UGATE for efficient low-side switching. |
| PHASE (26) | Switch node sensing | Connects to source of upper MOSFET; used for rDS(ON)-based overcurrent detection and gate drive return path. |
| VID0–VID3, VID25 (3–7) | DAC input bits | TTL-compatible 5-bit inputs selecting core voltage from 1.050V to 1.825V in 25mV increments per VRM8.5 spec. |
| DRIVE2 (1), DRIVE3 (18), DRIVE4 (15) | Linear regulator pass element drivers | Drive external N-MOSFETs or NPN transistors for 1.2V, 1.5V, and 1.8V linear outputs respectively. |
| VSEN1 (22) | PWM output voltage feedback | Connects to VOUT1; feeds error amplifier and PGOOD/OVP comparators; sets core regulation accuracy (±1%). |
| SS13 (13), SS24 (12) | Soft-start timing inputs | Capacitor-connected pins with 28μA internal current sources; control ramp-up timing for VOUT1/VOUT3 and VOUT2 independently. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated quad-output architecture | Single-chip solution delivering microprocessor core (PWM), AGTL+ bus (1.2V), AGP bus (1.5V), and chipset core (1.8V) rails-reducing BOM count and board area. |
| VRM8.5-compliant DAC interface | Direct TTL-level VID pin compatibility with Intel Pentium III/IV processors enables seamless core voltage programming without external logic. |
| rDS(ON)-based overcurrent protection | Eliminates discrete current-sense resistor, reducing cost, board space, and power loss while maintaining accurate peak-current trip level. |
| Dual sequenced Power-Good outputs | VTTPG asserts first after VOUT2 reaches 90% of 1.2V; PGOOD asserts only after VOUT1 settles within ±10% of DAC setting and all other outputs exceed UV thresholds. |
| Independent soft-start control | SS13 governs VOUT1/VOUT3 ramp; SS24 governs VOUT2 ramp; prevents inrush current conflicts and ensures strict ATX 3.3V–1.8V sequencing compliance. |
Applications
| Microprocessor Core Power Delivery | AGTL+ Bus Regulation |
|---|---|
|
Use Scenario: Regulating dynamic core voltage for Intel Pentium III/IV CPUs on desktop/server motherboards with VRM8.5 compliance requirements. IC Role / Device Role / Timing Role: Primary PWM controller generating precise, DAC-programmed 1.05–1.825V output with ±1% static regulation and fast transient response. Use Value: Enables processor voltage scaling during operation, reduces power consumption under load, and meets Intel VRM8.5 specification for stable core supply. |
Use Scenario: Providing stable 1.2V ±3% power to AGTL+ signaling bus on high-speed computer motherboards. IC Role / Device Role / Timing Role: Linear regulator controller (EA2) driving external N-MOSFET (Q3) with dedicated VTTPG Power-Good signal. Use Value: Guarantees clean, low-noise 1.2V rail with delayed VTTPG assertion, ensuring proper bus initialization before CPU core activation. |
| AGP Bus Power Supply | Chipset Core Voltage Regulation |
|
Use Scenario: Delivering tightly regulated 1.5V ±3% power to Advanced Graphics Port (AGP) slots in PC motherboards. IC Role / Device Role / Timing Role: Second linear controller (EA3) managing VOUT3 via DRIVE3 and VSEN3 feedback with UV monitoring. Use Value: Maintains stable AGP interface voltage during graphics-intensive workloads, preventing data corruption and bus lockups. |
Use Scenario: Supplying 1.8V ±3% core voltage to northbridge/southbridge chipsets requiring strict 2V max differential vs. ATX 3.3V rail. IC Role / Device Role / Timing Role: Third linear controller (EA4) driving bipolar pass transistor via DRIVE4 with independent SS24-initiated ramp-up. Use Value: Ensures chipset power comes online early and stays within safe voltage differential limits relative to ATX 3.3V supply. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output VRM power controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6522CB | Single PWM + dual linear controller; lacks third linear regulator (VOUT4) and VTTPG output; same 28-pin SOIC package and VRM8.5 DAC. | Suitable only for systems requiring three regulated outputs (core + AGTL+ + AGP), not four; no support for 1.8V chipset core rail. | Select ISL6522CB only if the design omits chipset core voltage regulation and uses discrete 1.8V generation. |
| RT8802AZSP | Triple PWM + single linear controller; supports 3-phase core regulation, higher current capability, but no VRM8.5 DAC or VTTPG; 48-pin QFN package. | Targets modern multi-phase CPU VRMs with digital control interfaces; incompatible with legacy VRM8.5 VID protocols and SOIC layout. | Choose RT8802AZSP for new designs requiring >30A core current and phase-interleaved PWM, not for drop-in replacement of ISL6524CB. |
Compared with ISL6524CB, ISL6522CB reduces output count and removes chipset core support, while RT8802AZSP shifts to multi-phase PWM architecture with no VID compatibility-neither offers pin-to-pin or functional equivalence for four-rail VRM8.5 motherboard designs.
Availability
ISL6524CB is available at Aetrix Electronics and suitable for motherboard power regulation, ATX-compliant computing platforms, and legacy Intel processor reference designs requiring stable component supply with long-term lifecycle support.
Supply support for ISL6524CB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation (now part of Renesas Electronics) is a semiconductor company specializing in precision analog, power management, and interface ICs for computing, industrial, and communications markets.
The ISL6524CB belongs to Intersil's VRM power controller product line, designed specifically for compliant, multi-rail motherboard power delivery systems supporting Intel microprocessors and AGP/PCI bus architectures.
FAQ
What is the primary function of the ISL6524CB in a motherboard power system?
The ISL6524CB serves as a quad-output power system controller that regulates four critical voltage rails: microprocessor core (via VRM8.5-compliant PWM), AGTL+ bus (1.2V), AGP bus (1.5V), and chipset core (1.8V). It integrates all control, monitoring, sequencing, and protection functions into a single 28-pin SOIC device, enabling compact, reliable, and standards-compliant motherboard power delivery. The ISL6524CB replaces multiple discrete controllers and simplifies design while meeting Intel VRM8.5 timing and accuracy requirements.
Does the ISL6524CB support VRM8.5 voltage identification (VID) protocol?
Yes, the ISL6524CB fully supports the Intel VRM8.5 VID protocol through its five TTL-compatible VID input pins (VID0–VID3 and VID25), which program the internal DAC to set the microprocessor core output voltage from 1.050V to 1.825V in precise 25mV steps. This allows direct interface with Intel Pentium III/IV processors without external level-shifting or decoding logic. The ISL6524CB's DACOUT voltage also establishes corresponding PGOOD and overvoltage protection thresholds, ensuring full VRM8.5 system compliance.
How does the ISL6524CB implement overcurrent protection without a sense resistor?
The ISL6524CB uses the upper MOSFET's intrinsic on-resistance (rDS(ON)) as the current-sensing element. An internal 200μA current source at the OCSET pin develops a reference voltage across an external resistor (ROCSET), and the PHASE-to-UGATE voltage drop is compared against this reference. When the product of load current and rDS(ON) exceeds the ROCSET-set threshold, the overcurrent comparator trips. This method eliminates the power loss and board space associated with a discrete current-sense resistor while maintaining accurate peak-current limiting in the ISL6524CB.
What are the roles of the SS13 and SS24 pins on the ISL6524CB?
SS13 and SS24 are dedicated soft-start timing pins with internal 28μA current sources. SS13 controls the ramp-up timing for the PWM-regulated core output (VOUT1) and the 1.5V AGP linear output (VOUT3); SS24 controls the 1.2V AGTL+ linear output (VOUT2) ramp. Each pin connects to an external capacitor to set the soft-start interval independently, enabling strict ATX sequencing-particularly the requirement that VOUT4 (1.8V chipset core) must not lag ATX 3.3V by more than 2V. This dual soft-start architecture is integral to the ISL6524CB's robust startup behavior.
Can the ISL6524CB regulate voltages other than the default 1.2V, 1.5V, and 1.8V linear outputs?
Yes-the ISL6524CB allows adjustment of the 1.5V and 1.8V linear outputs (VOUT3 and VOUT4) by grounding the FIX pin (Pin 2) and connecting external resistor dividers to VSEN3 and VSEN4. With FIX grounded, VOUT3 can be set from 1.26V up to the input voltage (e.g., +5V), and VOUT4 from ~1.7V upward. The 1.2V output (VOUT2) remains fixed unless modified externally via DRIVE2 and feedback network changes. This flexibility enables custom voltage configurations while retaining the ISL6524CB's integrated control and protection features.
ISL6524CB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- Controller, Intel VRM8.5
- Voltage - Input:
- 10.8V ~ 13.2V
- Number of Outputs:
- 4
- Voltage - Output:
- Multiple
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-SOIC
ISL6524CB FAQ
1.How can I place an order for ISL6524CB through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6524CB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6524CB reliable?
The price and inventory of ISL6524CB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6524CB is usually 5 days.
3.What payment methods are accepted for ISL6524CB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6524CB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6524CB?
ISL6524CB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6524CB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6524CB?
For technical support, including ISL6524CB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6524CB requirements.
6.How does Aetrix verify that ISL6524CB is sourced from the original manufacturer or authorized distributors?
All ISL6524CB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6524CB meets industry standards.
7.What is the process for return or replacement of ISL6524CB?
All ISL6524CB units undergo pre-shipment inspection (PSI). If there is an issue with ISL6524CB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6524CB part is unused and in its original packaging.
Return procedure for ISL6524CB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6524CB Tags

-
TPS51206DSQR
Texas Instruments

-
TPS51200DRCR
Texas Instruments

-
TPS51200DRCT
Texas Instruments

-
TPS62740DSSR
Texas Instruments

-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi

-
RT9026GSP
Richtek USA Inc.

-
LP2998MRX/NOPB
Texas Instruments

-
TPS51200QDRCRQ1
Texas Instruments

-
DPA423GN-TL
Power Integrations

-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

