My Inquiry
My Account
Renesas ISL6529CB-T
- Part No.:
- ISL6529CB-T
- Manufacturer:
- Renesas
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
ISL6529CB-T.pdf
- Description:
- IC REG DL BUCK/LNR SYNC 14SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,999
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6529CB-T from Intersil is a dual-output power controller integrating a synchronous rectified buck PWM regulator (for GPU core supply) and a linear regulator (for memory supply), both supporting 0.8V–5V output range, ±2% static regulation over line/load/temperature, and 600kHz fixed-frequency operation in a 14-lead SOIC package. It targets graphics card power delivery where independent, tightly regulated 1.5V GPU and 2.5V memory rails are required.
For engineers reviewing the ISL6529CB-T datasheet, ISL6529CB-T pinout, ISL6529CB-T application, or ISL6529CB-T equivalent, key selection criteria include dual-rail sequencing capability, N-channel MOSFET drive compatibility, undervoltage fault monitoring on both outputs, soft-start timing (3.45ms typical), and thermal performance (θJA = 68°C/W in SOIC).
Technical Context
The ISL6529CB-T implements two independent control loops: a voltage-mode PWM controller with single feedback loop, high-bandwidth error amplifier (15MHz GBWP), and full 0–100% duty cycle; and a separate linear controller driving an external N-channel pass transistor via DRIVE2 with identical 0.8V reference and 51.5% undervoltage threshold. Both regulators share synchronized soft-start and coordinated shutdown logic.
Power-on reset monitors 5VCC (4.4V rising threshold) and 12VCC (10.3V rising threshold); undervoltage protection triggers simultaneous shutdown if FB or FB2 falls below 0.41V (51.5% of 0.8V reference); shutdown can also be initiated by pulling FB2 above 1.28V. The IC requires +5V and +12V bias supplies and drives upper/lower gates directly at 12VCC rail level.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Topology | Dual-output: synchronous buck PWM + linear regulator - enables discrete high-current GPU rail and low-noise memory rail in one IC. |
| Output Voltage Range | 0.8V to 5V (user-adjustable via resistor dividers) - supports modern GPU core (e.g., 1.5V) and GDDR memory (e.g., 2.5V) requirements. |
| Regulation Accuracy | ±2% over line, load, and temperature (ISL6529C grade) - ensures stable operation across industrial ambient (0°C to 70°C) and load transients. |
| Switching Frequency | 600kHz (typical, 550–650kHz range) - balances efficiency, component size (small LOUT/COUT), and EMI profile for graphics card PCBs. |
| Soft-Start Duration | 3.45ms (typical, 3.1–3.75ms) - prevents inrush current into large output capacitors (e.g., 390µF polymer) during power-up. |
| Undervoltage Threshold | 51.5% of 0.8V reference = 0.41V on FB/FB2 - triggers immediate dual-rail shutdown to protect GPU/memory from brownout. |
| Supply Currents | 3.0mA (12VCC), 4.5mA (5VCC) - low quiescent draw minimizes bias supply loading in multi-rail systems. |
Pinout & Package
ISL6529CB-T is housed in a 14-lead SOIC package (JEDEC MS-012, pkg drawing M14.15), with exposed pad not present (unlike QFN variants). Pin functions are validated per FN9070 Rev 5.00, Page 6–7.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LGATE (1) | Lower gate driver output | Drives gate of low-side N-MOSFET in buck stage; 0–12V swing, 1A sink/source capability. |
| PGND (2) | Power ground return | Low-impedance return path for LGATE driver current; must connect to power ground plane near MOSFET source. |
| GND (3) | Signal ground reference | Reference for all internal analog blocks (error amps, references, comparators); requires dedicated low-noise connection. |
| 5VCC (4) | +5V bias supply input | Provides operating power and POR sensing; requires local 10µF ceramic decoupling; ±10% tolerance allowed. |
| DRIVE2 (5) | Linear regulator gate driver | Drives gate of external N-MOSFET pass device; 0–10.3V output, 1.2mA sink capability; used for compensation tuning. |
| FB2 (6) | Linear regulator feedback input | Connects to resistor divider from VOUT2; regulated to 0.8V; also serves as shutdown enable (pull >1.28V). |
| NC (7,8,11,12) | No internal connection | Unbonded pins; must remain unconnected and unstubbed on PCB to avoid parasitic coupling. |
| FB (9) | PWM regulator feedback input | Connects to resistor divider from VOUT1; regulated to 0.8V; monitored for UV fault at 0.41V. |
| COMP (10) | PWM error amplifier output | External compensation node for voltage-mode loop; connects to RC network between FB and UGATE/LGATE drivers. |
| 12VCC (13) | +12V gate drive supply | Bias for UGATE/LGATE drivers; monitored for POR; requires local 10µF ceramic decoupling; ±10% tolerance allowed. |
| UGATE (14) | Upper gate driver output | Drives gate of high-side N-MOSFET in buck stage; 0–12V swing, 1A sink/source; direct 12VCC-level drive eliminates bootstrap. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent regulation | Simultaneous control of high-current PWM rail (GPU) and low-noise linear rail (memory) with shared fault logic and soft-start. |
| N-channel MOSFET drive | Direct 12V-level UGATE/LGATE and DRIVE2 outputs eliminate need for P-channel devices or level shifters - reduces BOM cost and layout complexity. |
| Integrated POR and UV protection | Independent 5VCC/12VCC POR thresholds and dual FB/FB2 undervoltage comparators ensure robust startup and brownout recovery without external supervision. |
| User-adjustable compensation | Separate COMP (PWM) and DRIVE2 (linear) compensation nodes allow optimization of transient response for each rail's specific load and output capacitor ESR. |
| Coordinated shutdown | Single-point fault initiation (FB2 >1.28V or UV event) shuts down both regulators simultaneously - prevents partial rail operation that could damage GPU or memory ICs. |
Applications
| Graphics Card GPU Power | Graphics Card Memory Power |
|---|---|
Use Scenario: Regulating 1.5V core voltage for NVIDIA/AMD GPU die under dynamic 30A+ load transients. IC Role / Device Role / Timing Role: Primary PWM controller generating gate signals for high-side/low-side N-MOSFETs; provides fast transient response via high-bandwidth error amplifier. Use Value: Maintains ±2% regulation during 10A/µs GPU load steps, preventing logic errors or thermal throttling caused by voltage droop. |
Use Scenario: Supplying clean 2.5V to GDDR5/GDDR6 memory modules with minimal ripple and noise coupling. IC Role / Device Role / Timing Role: Linear regulator controller driving external N-MOSFET pass device; isolates memory rail from switching noise of GPU rail. Use Value: Achieves <0.5% cross-regulation disturbance when GPU rail experiences 6A load step - preserves memory timing margins. |
| ASIC Core Supply | Embedded Processor I/O Supply |
Use Scenario: Delivering 0.9V–1.2V to high-performance ASIC cores requiring tight voltage tolerance and sequencing. IC Role / Device Role / Timing Role: Dual-output controller enabling independent soft-start and UV monitoring for core and auxiliary rails. Use Value: Eliminates need for discrete supervisors; ensures ASIC core powers up before I/O, preventing latch-up or configuration failure. |
Use Scenario: Providing 3.3V or 2.5V to FPGA I/O banks or microcontroller peripherals with low noise and fast transient recovery. IC Role / Device Role / Timing Role: Linear regulator section delivers low-ripple output; PWM section powers processor core or DDR interface. Use Value: Reduces output ripple to <10mVpp at 100kHz, meeting FPGA I/O voltage noise specs without additional LDO post-regulation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output power controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6529ACB-T | ±1% regulation accuracy (vs. ±2% for ISL6529CB-T); same pinout, SOIC-14 package, identical functional block diagram. | Suitable for higher-precision applications (e.g., advanced GPU designs with tighter voltage margins) but requires tighter tolerance external resistors. | Select ISL6529ACB-T only if system-level validation confirms ±1% is required; otherwise ISL6529CB-T offers cost advantage with no performance trade-off for standard graphics cards. |
| RT8205AZSP | Single-chip dual-phase buck controller (no linear regulator); 300kHz–1.2MHz programmable frequency; integrated MOSFET drivers only (no external pass FET support). | Targets CPU/GPU core supplies where both rails are high-current switching; cannot replace linear rail for low-noise memory supply. | Use RT8205AZSP only when both rails require high-efficiency switching; ISL6529CB-T remains preferred when one rail demands ultra-low noise (e.g., GDDR memory). |
Compared with ISL6529ACB-T, the ISL6529CB-T trades ±1% accuracy for lower cost while retaining identical sequencing, protection, and thermal behavior; compared with RT8205AZSP, it uniquely integrates linear regulation for noise-sensitive rails - making ISL6529CB-T the only option among the three for mixed topology (buck + linear) graphics power delivery.
Availability
ISL6529CB-T is available at Aetrix Electronics and suitable for graphics card GPU power, graphics card memory power, and embedded processor I/O supply applications requiring stable component supply across long-lifecycle industrial programs.
Supply support for ISL6529CB-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) is a semiconductor company specializing in precision analog, power management, and interface ICs for computing, communications, and industrial markets.
The ISL6529 product line was designed specifically for dual-rail graphics card power delivery, integrating synchronous buck and linear controllers to meet the stringent voltage accuracy, sequencing, and fault-protection requirements of GPU and memory subsystems.
FAQ
What is the operating temperature range for the ISL6529CB-T?
The ISL6529CB-T is specified for an ambient temperature range of 0°C to 70°C, with a maximum junction temperature of 125°C. Its thermal resistance θJA is 68°C/W in the 14-lead SOIC package, enabling reliable operation in graphics card environments with adequate airflow or heatsinking. Derating is required above 70°C ambient.
Does the ISL6529CB-T support independent voltage adjustment for each output?
Yes, the ISL6529CB-T supports fully independent voltage adjustment: the PWM output (VOUT1) is set via resistor divider on FB, and the linear output (VOUT2) is set via resistor divider on FB2. Both use the same 0.8V internal reference, allowing outputs from 0.8V to 5V. R1 and R5 should be ≤5kΩ to ensure proper soft-start behavior.
How does undervoltage protection work on the ISL6529CB-T?
The ISL6529CB-T monitors FB and FB2 continuously; if either drops below 0.41V (51.5% of 0.8V reference), both regulators shut down immediately. After a 10.5ms delay, a soft-start cycle restarts both outputs. If the fault persists, hiccup-mode protection repeats indefinitely - a critical safeguard for GPU and memory ICs against brownout damage.
Can the ISL6529CB-T drive P-channel MOSFETs?
No, the ISL6529CB-T is designed exclusively for N-channel MOSFETs: UGATE and LGATE provide 12V-level drive referenced to PGND/GND, and DRIVE2 provides gate drive for an N-channel pass transistor in the linear stage. Driving P-channel devices would require level-shifting circuitry not supported by the ISL6529CB-T architecture.
What is the purpose of the DRIVE2 pin on the ISL6529CB-T?
The DRIVE2 pin serves two roles: (1) gate driver output for the external N-channel MOSFET in the linear regulator stage, and (2) compensation node - connecting external RC components between DRIVE2 and FB2 allows optimization of transient response for the linear rail, independent of the PWM loop's COMP node.
ISL6529CB-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 600kHz
- Voltage/Current - Output 1:
- 0.8V ~ 3.3V, 15A
- Voltage/Current - Output 2:
- 0.8V ~ 3.3V, 4A
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 3.3V, 5V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
ISL6529CB-T FAQ
1.How can I place an order for ISL6529CB-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6529CB-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6529CB-T reliable?
The price and inventory of ISL6529CB-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6529CB-T is usually 5 days.
3.What payment methods are accepted for ISL6529CB-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6529CB-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6529CB-T?
ISL6529CB-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6529CB-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6529CB-T?
For technical support, including ISL6529CB-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6529CB-T requirements.
6.How does Aetrix verify that ISL6529CB-T is sourced from the original manufacturer or authorized distributors?
All ISL6529CB-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6529CB-T meets industry standards.
7.What is the process for return or replacement of ISL6529CB-T?
All ISL6529CB-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL6529CB-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6529CB-T part is unused and in its original packaging.
Return procedure for ISL6529CB-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6529CB-T Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
