Renesas ISL6539CA
- Part No.:
- ISL6539CA
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 28-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
ISL6539CA.pdf
- Description:
- IC REG CTRL DDR DRAM 2OUT 28SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,873
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6539CA from Intersil is a wide-input-range dual PWM controller optimized for DDR memory power delivery and dual-output synchronous buck regulation. It supports 0.9V–5.5V programmable outputs, delivers VTT tracking of VDDQ/2 with bidirectional current sourcing/sinking, and integrates voltage feed-forward ramp modulation and internal feedback compensation for fast transient response in graphics card and server motherboard applications.
For engineers reviewing the ISL6539CA datasheet, ISL6539CA pinout, ISL6539CA application, or ISL6539CA equivalent, key selection criteria include DDR mode operation (VTT/VREF generation), channel-phase shift control (0°/90°/180°), lossless rDS(ON) current sensing, 300kHz synchronized PWM frequency, and dual independent PGOOD monitoring - all within a 28-lead QSOP package.
Technical Context
The ISL6539CA implements current-mode control with voltage feed-forward via the VIN pin, enabling stable loop compensation across 3.3V–15V input rails. Its dual error amplifiers feature internal compensation networks (fz1 = 6.98kHz, fz2 = 380kHz, fp1 = 137kHz) and support adaptive dead-time adjustment for synchronous rectification.
In DDR mode (DDR pin high), Channel 2 operates as a tracking regulator with VTT = VDDQ/2, while PG2/REF becomes a buffered 1.25V reference output capable of sourcing 10mA. Phase alignment between channels is dynamically set by VIN voltage level: ground → 0°, 5V → 90°, >4.2V → 180° - minimizing input current ripple.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Oscillator Frequency | 300 kHz nominal; fixed-frequency synchronization enables predictable EMI filtering and multi-phase interleaving. |
| Output Voltage Range | 0.9 V to 5.5 V per channel; set via external resistor divider referenced to internal 0.9 V bandgap. |
| VDDQ/2 Reference Accuracy | ±1% over temperature; ensures compliant DDR-I/DDR2 termination voltage tolerance for signal integrity. |
| Overvoltage Protection | 115% of set point; latches lower MOSFET on to clamp output during fault, then auto-resumes. |
| Soft-Start Current | 4.5 µA typical; charges external capacitor to control ramp rate and limit inrush current during power-up. |
| Input Voltage Range | 3.3 V or 5 V system rail, or 5.0 V to 15 V unregulated input; supports flexible board-level power architecture. |
| Thermal Resistance θJA | 80 °C/W (QSOP); defines maximum power dissipation under standard PCB layout conditions. |
Pinout & Package
ISL6539CA is housed in a 28-lead QSOP (Quad Small Outline Package), Pb-free and RoHS-compliant, with thermal resistance θJA = 80°C/W. All three GND pins (1, 9, 20) must be low-inductance connected to the ground plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (1, 9, 20) | Signal ground reference | Three dedicated ground connections ensure stable bias and minimize noise coupling into sensitive analog blocks. |
| LGATE1 / LGATE2 (2, 27) | Lower MOSFET gate driver output | Drives N-channel sync FETs with 1.1–3 Ω pull-down resistance; enables efficient diode emulation during light load. |
| PGND1 / PGND2 (3, 26) | Power ground return for lower drivers | Direct connection to lower MOSFET sources; critical path for current-sense accuracy and thermal management. |
| PHASE1 / PHASE2 (4, 25) | Switch node connection | Junction of upper MOSFET source, inductor, and lower MOSFET drain; requires minimized trace inductance for EMI control. |
| UGATE1 / UGATE2 (5, 24) | Upper MOSFET gate driver output | Bootstrap-driven high-side gate drive; supports 24 V max boot-to-phase differential for wide VGS margin. |
| BOOT1 / BOOT2 (6, 23) | Bootstrap capacitor supply | Connects to cathode of bootstrap diode; anode tied to VCC; enables high-side NMOS switching without external charge pump. |
| ISEN1 / ISEN2 (7, 22) | Current sense input | Measures rDS(ON) voltage drop across lower FET; supports optional external sense resistor for precision OCP. |
| EN1 / EN2 (8, 21) | Channel enable inputs | Independent TTL-compatible enables allow staggered startup, power sequencing, or dynamic channel disable. |
| VSEN1 / VSEN2 (10, 19) | Output voltage feedback input | Monitors resistive divider output; used for regulation, PGOOD, OVP, and UVP detection with ±11% window. |
| OCSET1 / OCSET2 (11, 18) | Overcurrent threshold setting | Buffered 0.9 V reference; resistor-to-ground sets OCP trip point; OCSET2 doubles as VDDQ/2 tracking input in DDR mode. |
| SOFT1 / SOFT2 (12, 17) | Soft-start timing control | Internal 4.5 µA current charges external capacitor; controls output ramp rate and prevents inrush-induced rail collapse. |
| DDR (13) | Mode select input | High = DDR mode (VTT tracking + VREF output); Low = independent dual-channel regulation with 180° phase shift. |
| VIN (14) | Feed-forward input & phase control | Sets ramp amplitude (VIN/8 or fixed 1.25 V); determines CH2 phase offset (0°/90°/180°) when DDR = 1. |
| PG1 (15) | Channel 1 power-good indicator | Open-drain output asserted high when VOUT1 is within ±11% of set point after soft-start completion. |
| PG2/REF (16) | Dual-function pin | In dual mode: open-drain PGOOD2; in DDR mode: buffered VDDQ/2 output (1.25 V, 10 mA sink/source capability). |
| VCC (28) | Bias supply input | +5 V ±5% required; UVLO thresholds at 4.45 V (rising) and 4.14 V (falling); local 0.1 µF ceramic bypass mandatory. |
Key Features
| Feature | Design Value |
|---|---|
| DDR memory power solution integration | Generates VTT = VDDQ/2 with bidirectional current handling and buffered VDDQ/2 reference output - eliminates need for discrete tracking LDO or op-amp circuitry. |
| Voltage feed-forward ramp modulation | Ramp amplitude scales with VIN (e.g., VIN/8 above 4.2 V), maintaining constant modulator gain across 5–15 V input range and simplifying loop stability. |
| Lossless rDS(ON) current sensing | Eliminates sense resistor power loss and board area; supports optional external resistor for higher accuracy OCP calibration. |
| Configurable channel phase alignment | 0°, 90°, or 180° inter-channel PWM shift selected via VIN pin voltage in DDR mode - reduces input capacitor RMS current by up to 41%. |
| Integrated protection suite | Per-channel OVP (115%), UVP (75%), PGOOD (±11%), and adjustable OCP - enables robust, self-protecting power stage without external supervision ICs. |
| Internal loop compensation | Fixed-pole/zero network (6.98 kHz zero, 137 kHz pole) accommodates wide LC filter selections - reduces design iterations and external component count. |
Applications
| Graphics Card GPU Power | DDR Memory Termination Supply |
|---|---|
Use Scenario: High-performance GPU voltage regulation with auxiliary DDR memory interface on discrete graphics cards. IC Role / Device Role / Timing Role: Dual-channel controller delivering independent VDDC (1.0–1.3 V) and VDDQ (2.5 V), with VTT (1.25 V) tracking VDDQ/2 in real time. Use Value: Enables simultaneous tight regulation of core and memory rails using single IC; eliminates separate VTT LDO and reduces BOM cost by 30% vs. discrete solution. |
Use Scenario: DDR-I/DDR2 memory subsystem on server motherboards requiring precise VTT and VREF generation. IC Role / Device Role / Timing Role: DDR mode operation with CH1 regulating VDDQ and CH2 providing bidirectional VTT current sourcing/sinking plus buffered VDDQ/2 reference. Use Value: Meets JEDEC DDR-I/DDR2 VTT tolerance (±1%) and load step response (<50 ns) without external op-amps or current mirrors. |
| FPGA Core & I/O Supply | ASIC System Regulator |
Use Scenario: Multi-rail power for FPGA core (1.0 V), I/O banks (2.5 V or 3.3 V), and configuration logic on industrial embedded boards. IC Role / Device Role / Timing Role: Independent dual-channel regulation with programmable soft-start sequencing and per-rail PGOOD monitoring. Use Value: Supports FPGA power-up sequence requirements (e.g., VCCINT before VCCIO); eliminates need for external sequencer IC or discrete timers. |
Use Scenario: Primary system regulator for ASIC-based networking equipment requiring stable 1.2 V core and 2.5 V I/O supplies. IC Role / Device Role / Timing Role: Synchronous buck controller with 300 kHz fixed frequency, enabling compact magnetics and predictable EMI signature. Use Value: Achieves <1% load regulation over 0–5 A and <2% line regulation across 5–15 V input - meets ASIC voltage tolerance specs without post-regulation LDOs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual PWM controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6522CRZ | Single-channel controller with integrated MOSFET drivers; no DDR mode or VTT tracking; 300 kHz fixed frequency. | Requires two ICs for dual-output; lacks VREF/VTT generation - unsuitable for DDR memory systems. | Select only for non-DDR applications where space allows dual ICs and VTT is handled externally. |
| TPS51220ARGER | Texas Instruments dual-channel controller with DDR mode, but uses external VREF and requires external VTT buffer; 500 kHz switching. | Higher frequency enables smaller inductors but increases switching loss; lacks integrated VDDQ/2 buffer - adds 2–3 passive components. | Prefer when higher efficiency at light load is needed; avoid if minimizing BOM count and layout area is critical. |
Compared with ISL6539CA, ISL6522CRZ requires duplication for dual outputs and offers no DDR-specific features, while TPS51220ARGER provides higher switching frequency but demands external circuitry for VTT/VREF - making ISL6539CA the most integrated solution for DDR-I/DDR2 memory power.
Availability
ISL6539CA is available at Aetrix Electronics and suitable for graphics card GPU power, DDR memory termination supply, FPGA core/I/O supply, ASIC system regulation, and server motherboard applications requiring stable component supply across industrial temperature range (-40°C to +85°C).
Supply support for ISL6539CA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) is a semiconductor company specializing in high-performance analog and power management ICs for computing, communications, and industrial markets.
The ISL6539 product line was designed specifically for high-efficiency, tightly regulated dual-output DC/DC conversion in DDR memory and graphics chipset power systems - emphasizing integration, transient response, and JEDEC compliance.
FAQ
What is the operating temperature range for the ISL6539CA?
The ISL6539CA is rated for industrial temperature operation from -40°C to +85°C ambient. Its junction temperature range extends to -40°C to +125°C, and it features thermal shutdown protection that disables operation if internal die temperature exceeds +150°C. This makes ISL6539CA suitable for graphics cards, servers, and industrial motherboards where sustained high-power operation occurs.
How does the ISL6539CA implement DDR mode and what pins are involved?
The ISL6539CA enters DDR mode when the DDR pin (Pin 13) is driven high (≥3 V). In this mode, CH2 regulates VTT = VDDQ/2 using OCSET2 as a tracking input and PG2/REF as the buffered 1.25 V output. The VIN pin (Pin 14) then selects phase alignment: grounded for 0°, 5 V for 90°, or >4.2 V for 180°. This configuration is fully implemented within ISL6539CA - no external op-amps or LDOs are required.
Can the ISL6539CA support both DDR-I and DDR2 memory standards?
Yes, the ISL6539CA supports both DDR-I and DDR2 memory standards. Its VDDQ/2 reference accuracy is ±1%, meeting JEDEC specifications for both generations. The VTT output provides bidirectional current sourcing and sinking up to ±3 A (dependent on external FET sizing), and the fast transient response (<50 ns load step recovery) satisfies DDR2's tighter timing margins. The ISL6539CA datasheet explicitly lists "Supports both DDR-I and DDR2 Memory" as a key feature.
What protection features does the ISL6539CA provide and how are they triggered?
The ISL6539CA provides per-channel overvoltage protection (OVP) at 115% of set point, undervoltage protection (UVP) at 75% of set point, and adjustable overcurrent protection (OCP) via OCSET resistors. OVP holds the lower MOSFET on to clamp output; UVP latches the channel off until reset; OCP uses ISEN voltage sampling with 8-clock-cycle fault confirmation. All protections are active during and after soft-start, and ISL6539CA includes VCC UVLO (4.45 V rising threshold) for reliable power-on initialization.
Is the ISL6539CA pin-compatible with other members of the ISL6539 family?
Yes, the ISL6539CA is pin-compatible with the ISL6539IAZ - both use the same 28-lead QSOP package (M28.15) and share identical pinout, electrical characteristics, and functional behavior. The only difference is temperature grade: ISL6539CA is rated for -40°C to +85°C (industrial), while ISL6539IAZ is rated for -40°C to +85°C with tighter initial VREF tolerance. No PCB changes are required when substituting ISL6539CA for ISL6539IAZ in existing designs.
ISL6539CA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 28-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- Controller, DDR DRAM, SDRAM
- Voltage - Input:
- 3.3V ~ 18V
- Number of Outputs:
- 2
- Voltage - Output:
- 0.9V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-SSOP/QSOP
ISL6539CA FAQ
1.How can I place an order for ISL6539CA through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6539CA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6539CA reliable?
The price and inventory of ISL6539CA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6539CA is usually 5 days.
3.What payment methods are accepted for ISL6539CA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6539CA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6539CA?
ISL6539CA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6539CA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6539CA?
For technical support, including ISL6539CA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6539CA requirements.
6.How does Aetrix verify that ISL6539CA is sourced from the original manufacturer or authorized distributors?
All ISL6539CA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6539CA meets industry standards.
7.What is the process for return or replacement of ISL6539CA?
All ISL6539CA units undergo pre-shipment inspection (PSI). If there is an issue with ISL6539CA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6539CA part is unused and in its original packaging.
Return procedure for ISL6539CA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6539CA Tags

-
TPS51206DSQR
Texas Instruments

-
TPS51200DRCR
Texas Instruments

-
TPS51200DRCT
Texas Instruments

-
TPS62740DSSR
Texas Instruments

-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi

-
RT9026GSP
Richtek USA Inc.

-
LP2998MRX/NOPB
Texas Instruments

-
TPS51200QDRCRQ1
Texas Instruments

-
DPA423GN-TL
Power Integrations

-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

