Renesas ISL65426IRZA-T
- Part No.:
- ISL65426IRZA-T
- Manufacturer:
- Renesas
- Package:
- 50-VFQFN Exposed Pad
- Datasheet:
-
ISL65426IRZA-T.pdf
- Description:
- IC REG BUCK ADJ 6A DL 50QFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,415
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL65426IRZA-T from Renesas (formerly Intersil) is a monolithic dual synchronous buck regulator with integrated MOSFETs, delivering up to 6A total output current across two independently controlled channels. It operates from 3V–5.5V input, supports 1V–4.0V adjustable or VID-programmable outputs, and switches at a fixed 1MHz frequency with 180° out-of-phase PWMs to reduce input ripple. It powers FPGA core/I/O rails in compact embedded systems.
For engineers reviewing the ISL65426IRZA-T datasheet, ISL65426IRZA-T pinout, ISL65426IRZA-T application, or ISL65426IRZA-T equivalent, key selection considerations include its user-partitionable 6×1A power blocks, independent soft-start sequencing via EN1/EN2/EN, ±1% reference accuracy, thermal/overcurrent/undervoltage protection, and QFN-50 (5×10 mm) package compatibility with all-ceramic designs.
Technical Context
The ISL65426IRZA-T implements current-mode control with integrated compensation and a fixed 1MHz oscillator (±20% tolerance), enabling stable all-ceramic solutions and excellent transient response. Its unique architecture partitions six 1A power blocks-two master (LX1/LX2 assigned per channel) and four floating (LX3–LX6)-into four validated configurations (e.g., 3A:3A, 4A:2A) verified internally before soft-start.
Each channel features independent feedback (FB1/FB2), programmable voltage selection via 2-bit VID inputs (V1SET1/V1SET2/V2SET1/V2SET2), and dedicated power-good outputs (PG1/PG2) with 115% rising threshold and 85% falling threshold relative to 0.6V reference. Protection includes cycle-by-cycle overcurrent detection, undervoltage lockout (75% VREF trip), and thermal shutdown at 150°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3V to 5.5V - Supports single-supply operation from common bias rails like 3.3V or 5V, eliminating need for auxiliary supplies. |
| Output Current Capability | Up to 6A total (configurable per channel: e.g., 4A:2A, 5A:1A) - Enables flexible load matching for asymmetric FPGA core/I/O requirements. |
| Switching Frequency | Fixed 1MHz - Allows use of small external inductors (e.g., 0.47–1.0 µH) and ceramic capacitors, reducing solution footprint. |
| Reference Voltage Accuracy | ±1% (0.594–0.606 V at –40°C to +100°C) - Ensures tight output regulation critical for low-voltage digital ICs (e.g., 1.2V FPGA cores). |
| Thermal Shutdown Threshold | 150°C - Protects against sustained overload or poor PCB thermal design without requiring external sensors. |
| Power-Good Threshold | Rising: 115% of VREF; Falling: 85% of VREF - Provides robust margin for reliable system power sequencing and fault detection. |
| Operating Temperature Range | –40°C to +85°C - Qualified for industrial-grade applications including networking equipment and embedded controllers. |
Pinout & Package
ISL65426IRZA-T is housed in a 50-lead, 5mm × 10mm, 0.5mm pitch thin QFN package (L50.5x10) with exposed thermal pad (EPAD) connected to PGND for optimal thermal performance. The package is RoHS-compliant and Pb-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Bias supply input | Provides regulated 5V-compatible supply for internal logic; must be filtered locally with ≥1µF ceramic + 10Ω resistor. |
| PVIN1–PVIN6 | Power input for individual power blocks | Grouped by channel (e.g., PVIN1–PVIN3 for Channel 1); all pins in a group must connect to same input rail (3–5.5V). |
| LX1–LX6 | Switch node outputs | Connect to external inductors; LX1/LX2 are master nodes; LX3–LX6 are configurable slave nodes per Table 1. |
| FB1 / FB2 | Voltage feedback inputs | Monitor regulated output voltages; support either VID-programmed or resistor-divider-adjusted outputs (1V–4.0V). |
| EN1 / EN2 / EN | Enable inputs | EN1/EN2 control individual channels; EN provides system-level sequencing for multi-rail bias supplies. |
| ISET1 / ISET2 | Power block configuration | Set one of four valid channel current allocations (e.g., 4A:2A) via logic levels; validated before soft-start. |
| V1SET1/V1SET2/V2SET1/V2SET2 | Output voltage selection | 2-bit VID inputs selecting discrete outputs (e.g., 1.2V, 1.5V, 1.8V) or enabling external resistor divider mode. |
| PG1 / PG2 | Open-drain power-good indicators | Assert low when respective output is outside regulation window; require external pull-up for logic-level interfacing. |
| GND / PGND | Signal / power ground | GND ties small-signal references; PGND connects all LX return paths and EPAD - must be tied at single point. |
Key Features
| Feature | Design Value |
|---|---|
| 180° out-of-phase PWM synchronization | Reduces RMS input current and input capacitor ripple by ~30%, enabling smaller input bulk capacitance. |
| User-partitionable 6×1A power blocks | Four validated configurations (e.g., 3A:3A, 5A:1A) allow optimization for asymmetric loads without redesigning power stage layout. |
| Independent digital soft-start per channel | 4ms fixed ramp time prevents inrush current damage to downstream FPGAs and avoids brownout during power-up. |
| Stable all-ceramic solution support | Integrated current-mode control with internal compensation eliminates need for external type-II/III compensation networks. |
| Comprehensive protection suite | Includes cycle-by-cycle overcurrent, input undervoltage lockout (UVLO), thermal shutdown, and power-good monitoring with hysteresis. |
Applications
| FPGA Core & I/O Power | Low-Voltage Point-of-Load Regulation |
|---|---|
Use Scenario: Powering Xilinx Spartan-3 or Altera Cyclone II FPGA with separate 1.2V core and 3.3V I/O rails from a single 5V input. IC Role / Device Role / Timing Role: Dual-channel synchronous buck regulator providing tightly regulated, sequenced, and monitored DC outputs. Use Value: Eliminates need for two discrete regulators; 180° phase shift cuts input ripple, reducing EMI and input capacitor count. | Use Scenario: Delivering 1.5V/4A and 2.5V/2A to ASICs in space-constrained telecom line cards. IC Role / Device Role / Timing Role: Monolithic DC/DC converter with integrated MOSFETs and digital soft-start for rapid, controlled power delivery. Use Value: 5×10 mm QFN package enables high-density board layouts; all-ceramic compatibility simplifies BOM and improves reliability. |
| Distributed Power Systems | Multi-Rail Sequencing for DSPs |
Use Scenario: Providing isolated 1.8V and 3.3V rails in a distributed power architecture using local 5V intermediate bus. IC Role / Device Role / Timing Role: Dual-output buck regulator with independent enable inputs (EN1/EN2/EN) supporting flexible start-up sequencing. Use Value: Independent soft-start and PG outputs allow precise coordination with other power rails and host processors. | Use Scenario: Powering TI C6000 DSP requiring 1.4V core, 3.3V I/O, and 1.8V memory interface with strict voltage ramp order. IC Role / Device Role / Timing Role: Programmable dual buck controller with VID inputs and three enable pins for deterministic power sequencing. Use Value: Configurable V1SET/V2SET pins and EN/EN1/EN2 hierarchy ensure correct voltage ramp timing without external timers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| RTQ2132B-QA | 4A/3A dual output, 2.7–5.5V input, 600kHz switching, automotive AEC-Q100 Grade 2 | Targets automotive infotainment; lacks user-configurable power blocks and 180° phase sync | Choose for AEC-Q100 compliance and higher temperature range (–40°C to +125°C), not for FPGA power partitioning flexibility. |
| TPS546D24 | Single-channel 60A buck with PMBus interface; requires external dual-phase controller for two rails | Designed for server VR13/IMVP8 CPU power; no integrated dual-output capability or VID programming | Choose only if digital telemetry, dynamic voltage scaling, or >6A per rail is required - not a functional substitute for ISL65426IRZA-T's monolithic dual architecture. |
Compared with RTQ2132B-QA and TPS546D24, the ISL65426IRZA-T uniquely combines user-configurable 6×1A power blocks, 180° phase-sync, and VID-programmable dual outputs in a single QFN package - making it optimal for cost-sensitive, space-constrained FPGA and CPLD power where flexible current allocation and simple sequencing are essential.
Availability
ISL65426IRZA-T is available at Aetrix Electronics and suitable for FPGA power delivery, point-of-load regulation, and multi-rail embedded systems requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for ISL65426IRZA-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics acquired Intersil in 2017 and maintains full technical and supply chain continuity for legacy Intersil power management products.
The ISL65426IRZA-T belongs to Renesas' high-integration, monolithic DC/DC regulator family designed specifically for powering low-voltage, high-current digital ICs-including FPGAs, CPLDs, and DSPs-with minimal external components and robust protection.
FAQ
What is the maximum total output current supported by the ISL65426IRZA-T?
The ISL65426IRZA-T supports up to 6A total output current, distributed across its two channels in four validated configurations: 3A:3A, 4A:2A, 5A:1A, or 2A:4A. Each of its six internal 1A power blocks is assigned to a channel based on ISET1/ISET2 logic states, and the configuration is verified before soft-start to prevent misoperation. The ISL65426IRZA-T delivers this current while maintaining efficiency up to 95% under typical conditions (e.g., 5V input, 2.5V output).
How does the ISL65426IRZA-T achieve input ripple reduction?
The ISL65426IRZA-T reduces input ripple by operating its two PWM channels 180° out-of-phase, causing their input current waveforms to partially cancel. This lowers RMS input current and minimizes voltage ripple on the shared input capacitor - enabling smaller, lower-ESR ceramic input capacitors. The effect is confirmed in the datasheet's typical performance curves and is intrinsic to the device's fixed-frequency current-mode architecture.
Can the ISL65426IRZA-T generate non-standard output voltages like 1.35V or 2.85V?
Yes, the ISL65426IRZA-T supports non-standard output voltages via external resistor dividers on FB1/FB2. When both VxSETx pins for a channel are pulled to GND, the internal reference defaults to 0.6V, allowing output adjustment from 1V to 4.0V (or up to 80% of input voltage). For example, a 1.35V output is achieved using R1 = 12.4kΩ and R2 = 10kΩ. This method is documented in Figure 36 and Equation 1 of the ISL65426IRZA-T datasheet.
What thermal management provisions does the ISL65426IRZA-T include?
The ISL65426IRZA-T integrates a thermal monitor that triggers shutdown at 150°C junction temperature and includes an exposed thermal pad (EPAD) tied to PGND for direct PCB heat sinking. Its θJA is 23°C/W and θJC is 2.5°C/W in the 50-lead QFN package. Layout best practices - such as connecting the EPAD to a large copper pour and using multiple thermal vias - are essential to maintain safe operation under full 6A load.
Does the ISL65426IRZA-T support power sequencing between its two outputs?
Yes, the ISL65426IRZA-T supports precise power sequencing via three independent enable inputs: EN1 and EN2 control each channel individually, while EN provides system-level sequencing for multi-input bias supply designs. By controlling the timing of these signals, designers can implement staggered startup (e.g., core before I/O) or simultaneous activation. The device also features independent power-good outputs (PG1/PG2) to feed back status to system controllers.
ISL65426IRZA-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 50-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 3V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1V
- Voltage - Output (Max):
- 4V
- Current - Output:
- 6A
- Frequency - Switching:
- 1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -10°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 50-QFN (5x10)
ISL65426IRZA-T FAQ
1.How can I place an order for ISL65426IRZA-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL65426IRZA-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL65426IRZA-T reliable?
The price and inventory of ISL65426IRZA-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL65426IRZA-T is usually 5 days.
3.What payment methods are accepted for ISL65426IRZA-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL65426IRZA-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL65426IRZA-T?
ISL65426IRZA-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL65426IRZA-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL65426IRZA-T?
For technical support, including ISL65426IRZA-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL65426IRZA-T requirements.
6.How does Aetrix verify that ISL65426IRZA-T is sourced from the original manufacturer or authorized distributors?
All ISL65426IRZA-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL65426IRZA-T meets industry standards.
7.What is the process for return or replacement of ISL65426IRZA-T?
All ISL65426IRZA-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL65426IRZA-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL65426IRZA-T part is unused and in its original packaging.
Return procedure for ISL65426IRZA-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL65426IRZA-T Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

