My Inquiry
My Account
Renesas ISL6556ACR-T
- Part No.:
- ISL6556ACR-T
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
ISL6556ACR-T.pdf
- Description:
- IC REG CTRLR INTEL 4OUT 32QFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,323
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6556ACR-T from Intersil is a multiphase PWM controller for VR10.x microprocessor core voltage regulation, driving up to 4 synchronous-rectified buck channels with rDS(ON) current sensing, 6-bit VID input (0.8375V–1.600V in 12.5mV steps), and differential remote voltage sensing. It supports 2/3/4-phase operation up to 1.5MHz per phase and integrates an internal shunt regulator for 5V or 12V biasing.
For engineers reviewing the ISL6556ACR-T datasheet, ISL6556ACR-T pinout, ISL6556ACR-T application, or ISL6556ACR-T equivalent, this page delivers verified technical context, confirmed pin functions, real-world multi-phase power delivery specifications, and validated alternatives for VR10.x CPU voltage regulation designs.
Technical Context
The ISL6556ACR-T implements interleaved multi-phase control using a sawtooth-based PWM generator with programmable switching frequency (0.08–1.5MHz via FS resistor) and adaptive voltage positioning via rDS(ON)-based current sensing on all four ISEN inputs. Its error amplifier features 80dB open-loop gain and 18MHz bandwidth, with COMP output directly shaping PWM duty cycle against the sawtooth ramp.
It integrates a 6-bit DAC decoding VID4–VID12.5 inputs into precise reference voltages, supports Dynamic VID™ for on-the-fly voltage changes, and includes dedicated ENLL logic-level enable (QFN-only), OFSOUT offset-current output, and OVP latch with crowbar drive capability - all operating within 0°C to 105°C junction temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Count | Configurable 2-, 3-, or 4-phase operation via PWM3/PWM4 pin strapping; enables scalable current handling and ripple reduction. |
| VID Range | 0.8375V to 1.600V in 12.5mV steps (6-bit DAC); matches VR10.x microprocessor voltage identification protocol. |
| System Accuracy | ±0.5% over temperature and life for VID = 1.2V–1.6V; ensures tight core voltage tolerance under dynamic load conditions. |
| Switching Frequency | 0.08–1.5MHz per phase (set by FS-to-ground resistor); allows optimization of efficiency vs. size for high-current CPU rails. |
| rDS(ON) Sensing | Lossless per-phase current sensing using lower MOSFET on-resistance; enables droop programming, channel balancing, and OCP without sense resistors. |
| Remote Sensing | Differential VSEN/RGND inputs with 20MHz bandwidth; eliminates PCB IR drop errors for accurate load-point voltage regulation. |
| OVP Threshold | VID + 200mV (after soft start); provides fast overvoltage protection without external components or delay. |
| Package | 32-lead 5×5mm QFN (JEDEC MO-220 QFN); near chip-scale footprint improves thermal performance (θJA = 32°C/W) and PCB area efficiency. |
Pinout & Package
ISL6556ACR-T uses a 32-lead 5×5mm QFN package compliant with JEDEC MO-220, featuring an exposed thermal pad for enhanced heat dissipation. Pin numbering follows top-view orientation with Pin 1 at bottom-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Supply input | Accepts 5V ±5% or 12V via 300Ω limiting resistor; powers internal circuitry and enables shunt regulator operation. |
| EN | Threshold-sensitive enable | Active-high input with 1.24V threshold; coordinates startup timing with MOSFET drivers in VR10.x systems. |
| ENLL | Logic-level enable (QFN only) | Secondary enable pin for precise sequencing; deassertion clears faults and primes soft-start. |
| VID4–VID0, VID12.5 | 6-bit VID input | Decode microprocessor voltage ID code into DAC reference; supports Dynamic VID™ for runtime voltage scaling. |
| OFS / OFSOUT | Offset programming interface | OFS sets dc current source polarity; OFSOUT delivers offset current to REF/FB for independent voltage offset calibration. |
| PWM1–PWM4 | Phase control outputs | CMOS-compatible PWM signals driving external MOSFET drivers; phase count determined by PWM3/PWM4 strapping. |
| ISEN1–ISEN4 | Per-phase current sense inputs | Virtual-ground inputs measuring rDS(ON) voltage drop; used for load-line droop, channel balancing, and overcurrent detection. |
| VSEN / RGND / VDIFF | Differential remote sense | VSEN and RGND connect to CPU sense pins; VDIFF outputs amplified differential voltage to FB path for precision regulation. |
| OVP | Overvoltage protection output | Open-drain latch output driving external SCR/MOSFET crowbar; activates at VID + 200mV with no external components needed. |
| PGOOD | Power-good indicator | Open-drain output signaling end of soft-start and undervoltage condition; meets Intel VR10.x specification timing requirements. |
Key Features
| Feature | Design Value |
|---|---|
| Differential remote voltage sensing | Eliminates PCB trace IR drop error by referencing feedback directly to CPU VOUT+/VOUT− pins, enabling ±0.5% system accuracy. |
| rDS(ON)-based current sensing | Replaces costly, lossy external sense resistors; enables adaptive droop, per-phase current balancing, and overcurrent protection without added BOM cost. |
| Dynamic VID™ technology | Supports seamless on-the-fly voltage transitions during CPU state changes (e.g., C-states), maintaining regulation stability without glitch or delay. |
| Internal shunt regulator | Allows direct 12V bias supply with only a 300Ω series resistor; simplifies power architecture and reduces external component count. |
| Configurable multi-phase topology | 2/3/4-phase selection via PWM3/PWM4 pin strapping enables design reuse across low- to high-current CPU platforms without controller change. |
| NTC compensation support | External thermistor circuit nullifies temperature-induced rDS(ON) drift, preserving droop accuracy across full operating temperature range. |
Applications
| Desktop CPU Core Regulation | Server Processor VRM |
|---|---|
Use Scenario: Regulating core voltage for dual-core Pentium 4 or Xeon processors requiring VR10.x compliance and dynamic VID scaling. IC Role / Device Role / Timing Role: Primary multiphase PWM controller managing four synchronous buck phases, coordinating with HIP6601B drivers and NTC compensation network. Use Value: Achieves ±0.5% system accuracy and <1.5MHz per-phase switching to minimize output capacitance while meeting Intel VR10.x transient response specs. |
Use Scenario: High-current core rail (up to 120A) for multi-socket server motherboards with thermal-aware current balancing. IC Role / Device Role / Timing Role: Four-phase controller implementing interleaved timing and rDS(ON) current sensing to distribute thermal load across MOSFETs and PCB layers. Use Value: Reduces input RMS ripple current by >50% vs. single-phase, enabling smaller, lower-RMS-rated input capacitors and improved power density. |
| Workstation GPU Voltage Rail | High-Performance Embedded CPU Supply |
Use Scenario: Delivering tightly regulated 1.1V–1.3V core voltage to discrete GPUs with aggressive load transients and thermal constraints. IC Role / Device Role / Timing Role: Multiphase controller using differential remote sensing and OFS-adjusted offset to compensate for GPU package inductance and sense point location. Use Value: Maintains regulation accuracy despite long sense traces; OFSOUT enables fine-tuned offset to meet GPU-specific VID tolerance windows. |
Use Scenario: Powering industrial-grade embedded CPUs (e.g., Intel Atom E3800) in fanless systems requiring extended temperature operation and high reliability. IC Role / Device Role / Timing Role: VR10.x-compliant controller with NTC compensation and 0°C–105°C guaranteed operation, interfacing with discrete MOSFETs and ceramic output caps. Use Value: Enables stable core regulation over full industrial temp range without derating; QFN package supports conduction-cooled thermal management. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multiphase PWM controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6556CB-T | 28-lead SOIC package; lacks ENLL and OFSOUT pins; identical electrical specs and VID/DAC functionality. | Preferred for legacy board layouts or where QFN assembly is unavailable; higher θJA (60°C/W) limits high-power density use. | Select ISL6556CB-T only when SOIC footprint compatibility is required and thermal headroom permits. |
| IR35201MTRPBF | 6-phase capable, digital PWM controller with PMBus interface; supports VR12.5/IMVP7; no analog VID inputs. | Targets next-generation platforms requiring telemetry, margining, and digital configuration; not drop-in compatible with VR10.x analog VID systems. | Choose IR35201MTRPBF for new VR12.5 designs needing programmability; not suitable as direct replacement for ISL6556ACR-T in VR10.x systems. |
Compared with ISL6556CB-T, the ISL6556ACR-T offers superior thermal performance and QFN-specific features (ENLL, OFSOUT); compared with IR35201MTRPBF, it provides analog VID compatibility and simpler implementation for VR10.x, but lacks digital configurability and phase scalability.
Availability
ISL6556ACR-T is available at Aetrix Electronics and suitable for desktop CPU core regulation, server processor VRMs, workstation GPU voltage rails, and high-performance embedded CPU supplies requiring stable component supply and long-term lifecycle support.
Supply support for ISL6556ACR-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation (now part of Renesas Electronics) is a U.S.-based semiconductor company specializing in high-performance analog and power management ICs for computing, industrial, and communications markets.
The ISL6556ACR-T belongs to Intersil's VR10.x multiphase controller product line, designed specifically to meet Intel's voltage regulator module specifications for microprocessor core power delivery with analog VID interface and adaptive droop control.
FAQ
What is the primary function of the ISL6556ACR-T in a CPU power delivery system?
The ISL6556ACR-T serves as a multiphase PWM controller that regulates microprocessor core voltage using up to four interleaved synchronous buck converters. It decodes 6-bit VID inputs to set output voltage, implements rDS(ON) current sensing for adaptive droop and channel balancing, and provides differential remote sensing for ±0.5% system accuracy - all critical for VR10.x compliance. The ISL6556ACR-T enables efficient, compact, and thermally balanced CPU power delivery.
How does the ISL6556ACR-T achieve voltage accuracy across temperature and load?
The ISL6556ACR-T achieves ±0.5% system accuracy over temperature and life through precision differential remote sensing (VSEN/RGND), a trimmed 6-bit DAC with tight VID step tolerance (12.5mV), and integrated rDS(ON) current sensing with optional NTC compensation. Its error amplifier maintains 80dB open-loop gain and 18MHz bandwidth, while the OFS/OFSOUT interface allows dc offset calibration independent of VID setting - all contributing to stable regulation in the ISL6556ACR-T.
Can the ISL6556ACR-T be used in both 2-phase and 4-phase configurations?
Yes, the ISL6556ACR-T supports 2-, 3-, or 4-phase operation via pin strapping: tie PWM3 to VCC for 2-phase mode, PWM4 to VCC for 3-phase, or leave both floating for default 4-phase operation. Each active phase uses dedicated PWMx and ISENx pins, and the controller automatically balances current across enabled channels using sampled rDS(ON) data - making the ISL6556ACR-T adaptable to varying current requirements without hardware redesign.
What is the role of the ENLL pin on the ISL6556ACR-T, and is it present on other variants?
The ENLL pin is a logic-level enable input exclusive to the QFN-packaged ISL6556ACR-T (and ISL6556ACRZ); it is absent in the SOIC variant ISL6556CB-T. When asserted high, ENLL enables the controller subject to EN status and internal POR; when deasserted, it clears fault latches and primes soft-start. This dual-enable architecture allows precise power sequencing in complex VRMs - a feature unique to the ISL6556ACR-T among ISL6556A variants.
Does the ISL6556ACR-T require external components for overvoltage protection?
No, the ISL6556ACR-T includes fully integrated overvoltage protection: its OVP pin latches low upon detecting VID + 200mV (after soft-start) and can directly drive an external SCR or MOSFET crowbar device. No external comparators, references, or timing components are needed - the protection circuitry is self-contained within the ISL6556ACR-T, reducing BOM count and improving reliability in CPU VRMs.
ISL6556ACR-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Controller, Intel VR10X
- Voltage - Input:
- 3V ~ 12V
- Number of Outputs:
- 4
- Voltage - Output:
- 0.84V ~ 1.6V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-QFN (5x5)
ISL6556ACR-T FAQ
1.How can I place an order for ISL6556ACR-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6556ACR-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6556ACR-T reliable?
The price and inventory of ISL6556ACR-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6556ACR-T is usually 5 days.
3.What payment methods are accepted for ISL6556ACR-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6556ACR-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6556ACR-T?
ISL6556ACR-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6556ACR-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6556ACR-T?
For technical support, including ISL6556ACR-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6556ACR-T requirements.
6.How does Aetrix verify that ISL6556ACR-T is sourced from the original manufacturer or authorized distributors?
All ISL6556ACR-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6556ACR-T meets industry standards.
7.What is the process for return or replacement of ISL6556ACR-T?
All ISL6556ACR-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL6556ACR-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6556ACR-T part is unused and in its original packaging.
Return procedure for ISL6556ACR-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6556ACR-T Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
