My Inquiry
My Account
Renesas ISL6556ACRZ-T
- Part No.:
- ISL6556ACRZ-T
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
ISL6556ACRZ-T.pdf
- Description:
- IC REG CTRLR INTEL 4OUT 32QFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,373
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6556ACRZ-T from Intersil is a multiphase PWM controller IC designed for microprocessor core voltage regulation in VR10.x-compliant systems. It drives up to four synchronous-rectified buck channels, supports 2/3/4-phase operation up to 1.5MHz per phase, delivers ±0.5% system accuracy over temperature and life, and implements rDS(ON)-based current sensing for adaptive droop and channel-current balancing in server CPU power delivery.
For engineers reviewing the ISL6556ACRZ-T datasheet, ISL6556ACRZ-T pinout, ISL6556ACRZ-T application, or ISL6556ACRZ-T equivalent, key selection considerations include its QFN-32 package with ENLL logic-enable support, 6-bit VID input (0.8375V–1.600V in 12.5mV steps), integrated shunt regulator for 5V/12V biasing, differential remote-sense amplifier, and OVP/PGOOD protection features tailored for high-current VRM designs.
Technical Context
The ISL6556ACRZ-T implements interleaved multi-phase PWM control using a sawtooth-based modulator with programmable switching frequency (0.08–1.5MHz via FS resistor). Its architecture integrates a 6-bit DAC for VID decoding, a unity-gain differential remote-sense amplifier (VDIFF output), and four independent ISEN inputs for rDS(ON)-based current sampling during forced-off time.
It employs adaptive voltage positioning via FB pin current injection proportional to channel current, uses ENLL as a dedicated logic-level enable (QFN-only), and provides OFSOUT for offset-current routing to REF or FB-enabling precise load-line programming without external op-amps or complex compensation networks.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Support | Configurable 2-, 3-, or 4-phase operation; PWM3/PWM4 pins select mode via VCC tie-off. |
| VID Range | 0.8375V to 1.600V in 12.5mV steps; 6-bit input (VID4–VID0 + VID12.5) with Dynamic VID™ for on-the-fly changes. |
| System Accuracy | ±0.5% over temperature and life for VID = 1.2V–1.6V; ±0.8% for lower VID range-guaranteed including DAC, sense, and amplifier errors. |
| Switching Frequency | 0.08 MHz to 1.5 MHz per phase; set by external resistor from FS to GND with ±10% accuracy. |
| Current Sensing | rDS(ON)-based per-phase sensing via ISEN1–ISEN4; supports adaptive droop, channel balancing, and overcurrent trip at 98–122 µA typical. |
| Remote Sensing | Differential VSEN/RGND inputs feed a 20MHz-bandwidth amplifier; VDIFF output referenced to local ground eliminates PCB IR-drop error. |
| Protection Features | Integrated overvoltage protection (OVP pin drives external SCR/MOSFET), PGOOD open-drain output, and undervoltage lockout with 72–76% VID hysteresis. |
Pinout & Package
ISL6556ACRZ-T is housed in a 32-lead, 5mm × 5mm, RoHS-compliant QFN package (JEDEC MO-220 QFN) with exposed thermal pad. The package enables high PCB efficiency and low profile mounting, with θJA = 32°C/W and θJC = 3.5°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Supply input | Accepts 5V direct or 12V via 300Ω resistor; internal shunt regulator clamps at 5.6–6.2V. |
| ENLL | Logic-level enable | QFN-exclusive active-high enable; deassertion clears faults and primes soft-start (not present on SOIC variants). |
| EN | Threshold-sensitive enable | 1.22–1.26V rising threshold; synchronizes startup with MOSFET drivers via resistor divider from 12V rail. |
| VID4–VID0, VID12.5 | Digital VID inputs | 6-bit bus decoded into DAC reference; internal 50µA pull-up current sources compatible with open-drain µP outputs. |
| OFS / OFSOUT | Offset programming | OFS sets dc current source polarity (GND/VCC); OFSOUT delivers offset current to REF/FB for precise load-line tuning. |
| PWM1–PWM4 | Phase control outputs | CMOS-compatible PWM signals driving external MOSFET drivers; timing interleaved per configured phase count. |
| ISEN1–ISEN4 | Current sense inputs | Virtual-ground inputs measuring rDS(ON) voltage drop; sampled each cycle for balancing, droop, and OCP. |
| VSEN / RGND / VDIFF | Remote sensing interface | VSEN/RGND accept differential load voltage; VDIFF outputs single-ended sensed voltage to error amplifier. |
| PGOOD / OVP | Monitoring outputs | PGOOD open-drain indicates soft-start completion; OVP latches low when VSEN exceeds VID+200mV post-startup. |
Key Features
| Feature | Design Value |
|---|---|
| Differential remote voltage sensing | Eliminates PCB trace IR-drop error by referencing feedback to load ground (VSEN/RGND), enabling ±0.5% regulation accuracy at point-of-load. |
| rDS(ON) current sensing with NTC compensation | Enables lossless, low-cost per-phase current measurement; external NTC circuit nullifies temperature drift in MOSFET Rds(on), preserving droop accuracy. |
| Dynamic VID™ technology | Supports seamless, glitch-free VID transitions during runtime-critical for processor power-state transitions (C-states) without output disturbance. |
| Configurable 2/3/4-phase operation | Hardware-selectable via PWM3/PWM4 pin states-no firmware or register writes needed-reducing design complexity and validation effort. |
| Integrated shunt regulator for dual-bias support | Allows direct 5V supply or 12V bias with only a 300Ω series resistor; eliminates need for external LDO or charge pump in 12V-input VRMs. |
Applications
| Server CPU Core Power Supply | Workstation GPU Voltage Regulator |
|---|---|
Use Scenario: Delivering tightly regulated 0.8–1.6V at up to 150A to dual-socket Xeon processors with dynamic load transients exceeding 100A/µs. IC Role / Device Role / Timing Role: Primary multiphase PWM controller managing four parallel buck stages, coordinating phase interleaving and current balancing across HIP6601B driver ICs. Use Value: Reduces output capacitance by >40% vs. single-phase design while maintaining <10mV ripple, lowering BOM cost and board area. |
Use Scenario: High-density PCIe graphics card requiring stable 1.05V/80A core supply with strict thermal constraints and space-limited layout. IC Role / Device Role / Timing Role: 3-phase VRM controller implementing adaptive droop and remote sensing to maintain voltage within ±10mV at GPU die pads under 50A step loads. Use Value: Enables use of smaller, lower-ESR ceramic capacitors and eliminates need for external current-sense resistors-reducing power loss and thermal footprint. |
| Network Processor Power Module | High-Performance FPGA Core Supply |
Use Scenario: 10Gbps packet-processing ASIC with rapid DVFS transitions demanding sub-50µs response to VID changes. IC Role / Device Role / Timing Role: VR10.x-compliant controller executing Dynamic VID™ updates synchronized with processor clock domain via ENLL sequencing. Use Value: Achieves <15µs VID transition settling time without output overshoot-ensuring compliance with Intel VR10.x specification timing windows. |
Use Scenario: Stratix/Virtex-series FPGA requiring 0.85V ±1% core voltage with simultaneous multi-rail sequencing and thermal derating. IC Role / Device Role / Timing Role: 4-phase controller using EN/ENLL coordination and PGOOD assertion to sequence with I/O and auxiliary rails in industrial-grade embedded systems. Use Value: Integrates precision enable thresholds and fault-clearing logic-eliminating need for external sequencers or supervisors in compact FPGA carrier boards. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multiphase PWM controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6556CRZ-T | Non-A version; lacks Dynamic VID™ capability and has reduced VID accuracy (±1.0% vs. ±0.5%) and no ENLL pin. | Suitable for static-VID or legacy VRM designs where on-the-fly voltage changes are unnecessary. | Select ISL6556CRZ-T only if Dynamic VID™ and enhanced accuracy are not required-avoid for VR10.x or modern CPU/GPU platforms. |
| RT8803AZSP | 6-phase capable, supports Intel VR12.5/IMVP8, includes integrated MOSFET drivers; no rDS(ON) sensing-requires external sense resistors. | Better suited for newer platforms requiring higher phase count and IMVP8 compliance; incompatible with VR10.x-specific DAC mapping. | Choose RT8803AZSP for next-gen designs needing >4 phases or IMVP8 support; ISL6556ACRZ-T remains optimal for VR10.x infrastructure upgrades. |
Compared with ISL6556CRZ-T, the ISL6556ACRZ-T adds Dynamic VID™, tighter system accuracy, and ENLL for robust sequencing-making it essential for VR10.x compliance. Versus RT8803AZSP, it offers simpler rDS(ON) sensing and VR10.x-native VID decoding but lacks IMVP8 support and integrated drivers.
Availability
ISL6556ACRZ-T is available at Aetrix Electronics and suitable for server motherboard development, high-end workstation power modules, and network equipment VRM designs requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for ISL6556ACRZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) is a semiconductor company specializing in high-performance analog and power management ICs for computing, communications, and industrial markets.
The ISL6556ACRZ-T belongs to Intersil's VR10.x-compliant multiphase PWM controller product line, engineered specifically for microprocessor core voltage regulation with emphasis on accuracy, thermal efficiency, and seamless integration into high-current, multi-phase buck converter topologies.
FAQ
What is the function of the ENLL pin on the ISL6556ACRZ-T?
The ENLL pin is a logic-level enable input exclusive to the QFN-packaged ISL6556ACRZ-T. When driven high, it activates the controller subject to EN status, POR, and fault conditions. Deasserting ENLL clears all fault latches and primes the device for soft-start upon re-enable-providing deterministic reset behavior critical for reliable power sequencing in server platforms using the ISL6556ACRZ-T.
Does the ISL6556ACRZ-T support Dynamic VID™, and how is it implemented?
Yes, the ISL6556ACRZ-T fully supports Dynamic VID™ technology. It decodes 6-bit VID inputs (VID4–VID0 + VID12.5) into a precise DAC reference voltage, enabling real-time, glitch-free voltage adjustments during processor state transitions. The DAC output feeds the error amplifier through REF, and internal sample-and-hold circuitry ensures stable regulation during VID changes-verified in the ISL6556ACRZ-T datasheet Figure 5 and Table 1.
How does the ISL6556ACRZ-T achieve adaptive voltage positioning (droop)?
The ISL6556ACRZ-T implements adaptive droop by injecting a negative current into the FB pin proportional to total channel current. This current is derived from rDS(ON)-based ISEN measurements and summed across active phases. A resistor between VDIFF and FB sets the droop slope, allowing precise load-line programming without external components-enabling stable regulation under fast load transients while meeting VR10.x droop specifications.
Can the ISL6556ACRZ-T operate with a 12V bias supply, and what is required?
Yes, the ISL6556ACRZ-T can operate with a 12V bias supply using its integrated shunt regulator. Connect the 12V rail to the VCC pin through a 300Ω current-limiting resistor. The internal regulator clamps VCC to 5.6–6.2V and sinks up to 25mA, eliminating the need for an external LDO. This configuration is explicitly validated in the ISL6556ACRZ-T datasheet Absolute Maximum Ratings and Electrical Specifications sections.
What is the purpose of the OFS and OFSOUT pins on the ISL6556ACRZ-T?
The OFS pin sets the polarity and magnitude of an internal offset current source (via resistor to GND or VCC), while OFSOUT delivers that current to REF or FB. This enables precise, VID-independent voltage offset adjustment-critical for fine-tuning load-line behavior or compensating for system-level tolerances. The ISL6556ACRZ-T datasheet specifies OFS voltage ranges (485–515mV to GND; 2.91–3.09V to VCC) and OFSOUT current capability (±50µA).
ISL6556ACRZ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Controller, Intel VR10X
- Voltage - Input:
- 3V ~ 12V
- Number of Outputs:
- 4
- Voltage - Output:
- 0.84V ~ 1.6V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-QFN (5x5)
ISL6556ACRZ-T FAQ
1.How can I place an order for ISL6556ACRZ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6556ACRZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6556ACRZ-T reliable?
The price and inventory of ISL6556ACRZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6556ACRZ-T is usually 5 days.
3.What payment methods are accepted for ISL6556ACRZ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6556ACRZ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6556ACRZ-T?
ISL6556ACRZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6556ACRZ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6556ACRZ-T?
For technical support, including ISL6556ACRZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6556ACRZ-T requirements.
6.How does Aetrix verify that ISL6556ACRZ-T is sourced from the original manufacturer or authorized distributors?
All ISL6556ACRZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6556ACRZ-T meets industry standards.
7.What is the process for return or replacement of ISL6556ACRZ-T?
All ISL6556ACRZ-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL6556ACRZ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6556ACRZ-T part is unused and in its original packaging.
Return procedure for ISL6556ACRZ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6556ACRZ-T Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
