My Inquiry
My Account
Renesas ISL6556BCB-T
- Part No.:
- ISL6556BCB-T
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
ISL6556BCB-T.pdf
- Description:
- IC REG CTRLR INTEL 4OUT 28SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,897
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6556BCB-T from Intersil is a multi-phase PWM controller for VR10.x microprocessor core voltage regulation, driving up to 4 synchronous-rectified buck channels with rDS(ON) current sensing, 6-bit VID input (0.8375V–1.600V in 12.5mV steps), programmable internal temperature compensation, and differential remote voltage sensing. It enables adaptive voltage positioning (droop) and channel-current balancing in server CPU power delivery.
For engineers reviewing the ISL6556BCB-T datasheet, ISL6556BCB-T pinout, ISL6556BCB-T application, or ISL6556BCB-T equivalent, key selection considerations include phase configuration (2/3/4-phase via PWM3/PWM4 strapping), 0.5% system accuracy over temperature, ±10% oscillator accuracy, integrated shunt regulator for 12V bias, and SOIC-28 package thermal performance (θJA = 60°C/W).
Technical Context
The ISL6556BCB-T implements interleaved multi-phase PWM control using a sawtooth-based modulator with per-channel current sampling during forced-off time. Its rDS(ON)-based current sensing feeds into a digital averaging loop for real-time channel-current balancing and load-line programming.
It integrates a 6-bit DAC for VID decoding, a unity-gain differential remote-sense amplifier (20MHz bandwidth), and a programmable temperature compensation circuit (1μA/V/°C transconductance) that adjusts droop current to counteract MOSFET rDS(ON) drift across 0°C–105°C junction range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Voltage Range | 0.8375V–1.600V in 12.5mV steps; supports VR10.x dynamic VID changes without external components. |
| System Accuracy | ±0.5% over temperature and life for VID = 1.2V–1.6V; ensures tight core voltage tolerance under load transients. |
| Switching Frequency | 0.08–1.5MHz adjustable via FS-to-ground resistor; enables optimization of size vs. efficiency in high-current designs. |
| Phase Support | Configurable 2-, 3-, or 4-phase operation via PWM3/PWM4 pin strapping; eliminates need for external logic or firmware. |
| Current Sensing | rDS(ON)-based with ±10% sensed current tolerance (74–91μA at 80μA nominal); enables lossless, low-cost per-phase current monitoring. |
| Thermal Compensation | Programmable TCOMP scaling (10–20μA at 40°C); nullifies rDS(ON) temperature drift to maintain accurate droop slope. |
| Supply Options | 5V direct or 12V via 300Ω + internal shunt regulator (6.2V max clamp); simplifies bias design in mixed-rail systems. |
| Protection Features | Integrated OVP (200mV over VID), PGOOD, and overcurrent trip (98–122μA); no external comparators or crowbar drivers required. |
Pinout & Package
ISL6556BCB-T is housed in a 28-lead SOIC package (JEDEC MS-013AA, M28.3 drawing), 17.9mm × 7.5mm footprint, 2.65mm height, with gull-wing leads and Pb-free (RoHS-compliant) termination.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Power supply input | Accepts 5V ±5% or 12V via 300Ω resistor; internal shunt regulator clamps at 6.2V max for safe 12V biasing. |
| EN | Threshold-sensitive enable | 1.24V rising threshold with 100mV hysteresis; synchronizes startup with MOSFET drivers using resistor divider from 12V rail. |
| VID0–VID4, VID12.5 | 6-bit VID input bus | Decodes microprocessor voltage ID code into DAC reference; supports Dynamic VID™ for seamless on-the-fly voltage changes. |
| ISEN1–ISEN4 | Per-phase current sense inputs | Virtual-ground inputs for rDS(ON) sensing; each samples lower-MOSFET VDS to generate proportional current signal for balancing and protection. |
| PWM1–PWM4 | Phase PWM outputs | Open-drain logic-level outputs driving external MOSFET drivers; phase count set by strapping PWM3/PWM4 to VCC or GND. |
| VDIFF, VSEN, RGND | Differential remote sense interface | VSEN/RGND connect to CPU sense pins; VDIFF delivers single-ended error signal to FB, eliminating ground-loop errors in high-current PCB layouts. |
| OFS | Offset programming input | Generates DC offset current (485–515mV or 2.91–3.09V depending on resistor connection) to adjust droop independently of VID setting. |
| TCOMP | Temperature compensation scaling | Resistor-to-ground sets thermal gain (1μA/V/°C); compensates for rDS(ON) variation to preserve load-line accuracy across temperature. |
Key Features
| Feature | Design Value |
|---|---|
| Differential remote voltage sensing | 20MHz bandwidth amplifier eliminates IR drop errors between controller and CPU VRM output, enabling ±0.5% system accuracy. |
| Programmable internal temperature compensation | Adjusts droop current in real time using TCOMP pin; maintains stable load-line slope despite rDS(ON) drift from 0°C to 105°C. |
| rDS(ON) current sensing with channel balancing | Four independent ISEN inputs feed digital averaging logic; achieves <5% inter-channel current mismatch without external resistors. |
| Dynamic VID™ technology | Supports live VID updates during operation; allows CPU frequency/voltage scaling without power cycle or controller reset. |
| Integrated shunt regulator for dual-bias support | Enables direct 5V operation or 12V bias via single 300Ω resistor; removes need for external LDO or charge pump in 12V-input systems. |
| Configurable 2/3/4-phase operation | No firmware or external logic required; phase count selected by hardwiring PWM3/PWM4 to VCC/GND, reducing BOM and layout complexity. |
Applications
| Server CPU Core Regulation | Workstation GPU Power Delivery |
|---|---|
|
Use Scenario: Regulating 1.0V–1.5V core voltage for dual-socket Xeon processors under dynamic 100A+ load steps. IC Role / Device Role / Timing Role: Primary multi-phase PWM controller managing four synchronous buck phases with interleaved timing and adaptive droop. Use Value: Achieves <1% output voltage deviation during 50A/μs load transients while maintaining thermal balance across MOSFETs via real-time current matching. |
Use Scenario: Delivering tightly regulated 0.95V–1.2V to high-end discrete GPUs with aggressive DVFS requirements. IC Role / Device Role / Timing Role: Voltage regulation controller coordinating with HIP6601B gate drivers to manage 3-phase buck conversion with remote sensing. Use Value: Enables sub-10mV static error and <200mV overvoltage protection threshold-critical for GPU reliability under rapid clock scaling. |
| Network Processor Power Supply | High-Performance FPGA Core Rail |
|
Use Scenario: Powering 16nm network ASICs requiring 0.85V ±15mV with 60A peak current and strict sequencing. IC Role / Device Role / Timing Role: Core voltage controller implementing precision enable threshold (1.24V) and PGOOD signaling for coordinated power-up with SerDes PHYs. Use Value: Threshold-sensitive EN input ensures exact alignment with driver IC startup, preventing latch-up or brown-out during cold boot. |
Use Scenario: Supplying 0.8375V–1.1V to Stratix/Virtex FPGA cores with dynamic reconfiguration-induced load shifts. IC Role / Device Role / Timing Role: Multi-phase controller using Dynamic VID™ to adjust voltage in real time as partial reconfiguration changes power states. Use Value: Seamless on-the-fly VID transitions eliminate voltage glitches during bitstream loading, preserving FPGA configuration integrity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-phase PWM controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6556BCR | 32-lead QFN (5×5mm) with ENLL pin and OFSOUT output; θJA = 32°C/W vs. SOIC's 60°C/W; identical electrical specs. | Preferred for space-constrained, thermally demanding layouts where lower thermal resistance and smaller footprint are critical. | Select ISL6556BCR when board area or junction temperature margin is limiting; requires different land pattern and reflow profile. |
| IR35201MTRPBF | 6-phase capable, digital PWM with PMBus interface; no internal DAC or TCOMP; supports VR12.5/IMVP8; 40-pin QFN. | Suitable for next-gen platforms requiring telemetry, fault logging, or digital configurability-unavailable in ISL6556BCB-T. | Choose IR35201MTRPBF only if digital control, phase extension beyond 4, or PMBus monitoring are required; not pin-compatible. |
Compared with ISL6556BCR, the ISL6556BCB-T offers identical regulation performance in a legacy SOIC package with higher thermal resistance but simpler assembly; versus IR35201MTRPBF, it provides analog simplicity and VR10.x compliance without digital overhead or firmware dependency.
Availability
ISL6556BCB-T is available at Aetrix Electronics and suitable for server motherboard design, workstation GPU power modules, and high-end FPGA power delivery requiring stable component supply, long-lifecycle support, and RoHS-compliant sourcing.
Supply support for ISL6556BCB-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) is a semiconductor company specializing in high-performance analog and power management ICs for computing, communications, and industrial applications.
The ISL6556B product line was designed specifically for VR10.x-compliant microprocessor core voltage regulation, emphasizing analog precision, thermal robustness, and minimal external component count in multi-phase buck topologies.
FAQ
What is the maximum switching frequency supported by the ISL6556BCB-T?
The ISL6556BCB-T supports a configurable switching frequency range of 0.08MHz to 1.5MHz, set by an external resistor from the FS pin to ground. At 1.5MHz, it enables compact magnetics and reduced output capacitance in high-density server VRMs, though thermal trade-offs must be evaluated against SOIC-28 package limitations.
Does the ISL6556BCB-T support Dynamic VID™ functionality?
Yes, the ISL6556BCB-T fully supports Dynamic VID™ technology, allowing real-time, glitch-free updates to the output voltage reference during operation via its 6-bit VID input (VID0–VID4 and VID12.5). This enables seamless CPU frequency scaling without power cycling or controller reset, as confirmed in the FN9097 datasheet Section 1.
How does the ISL6556BCB-T implement temperature compensation for rDS(ON) drift?
The ISL6556BCB-T uses the TCOMP pin to accept a resistor-to-ground that sets a programmable transconductance of 1μA/V/°C. This generates a temperature-proportional current that adjusts the droop current injected into the FB node, actively counteracting rDS(ON) variation across 0°C–105°C to preserve load-line accuracy without external circuitry.
Can the ISL6556BCB-T operate with a 12V bias supply?
Yes, the ISL6556BCB-T includes an internal shunt regulator that allows direct 12V biasing via a 300Ω series resistor on the VCC pin. The regulator clamps VCC to 5.6–6.2V, delivering up to 25mA sink current-enabling simplified power architecture in systems where only 12V is available, as specified in Absolute Maximum Ratings and Electrical Specifications.
What is the purpose of the OFS pin on the ISL6556BCB-T?
The OFS pin on the ISL6556BCB-T provides a means to program a DC offset current (485–515mV or 2.91–3.09V depending on resistor connection) that injects a fixed voltage shift into the droop network between FB and VDIFF. This allows precise adjustment of the output voltage offset independent of the VID setting, supporting custom load-line requirements in high-precision VRMs.
Is the ISL6556BCB-T pin-compatible with the ISL6556BCR variant?
No, the ISL6556BCB-T (28-lead SOIC) is not pin-compatible with the ISL6556BCR (32-lead QFN). They differ in package type, pin count, and feature set: the ISL6556BCR adds ENLL and OFSOUT pins absent in the ISL6556BCB-T, and uses a different land pattern and thermal pad layout. Migration requires PCB redesign and layout validation.
ISL6556BCB-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Controller, Intel VR10X
- Voltage - Input:
- 3V ~ 12V
- Number of Outputs:
- 4
- Voltage - Output:
- 0.84V ~ 1.6V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-SOIC
ISL6556BCB-T FAQ
1.How can I place an order for ISL6556BCB-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6556BCB-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6556BCB-T reliable?
The price and inventory of ISL6556BCB-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6556BCB-T is usually 5 days.
3.What payment methods are accepted for ISL6556BCB-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6556BCB-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6556BCB-T?
ISL6556BCB-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6556BCB-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6556BCB-T?
For technical support, including ISL6556BCB-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6556BCB-T requirements.
6.How does Aetrix verify that ISL6556BCB-T is sourced from the original manufacturer or authorized distributors?
All ISL6556BCB-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6556BCB-T meets industry standards.
7.What is the process for return or replacement of ISL6556BCB-T?
All ISL6556BCB-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL6556BCB-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6556BCB-T part is unused and in its original packaging.
Return procedure for ISL6556BCB-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6556BCB-T Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
