Renesas ISL6563IR
- Part No.:
- ISL6563IR
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
ISL6563IR.pdf
- Description:
- IC REG CTRLR INTEL 1OUT 24QFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,983
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6563IR from Intersil is a two-phase multiphase buck PWM controller with integrated MOSFET drivers, designed for precision voltage regulation of advanced microprocessors. It supports Intel VRM9/VRM10 and AMD Hammer VID protocols, delivers ±1% system accuracy over temperature, and features rDS(ON)-based current sensing for automatic channel balancing. It operates across –40°C to +85°C and targets high-current CPU core power delivery in server and workstation platforms.
For engineers reviewing the ISL6563IR datasheet, ISL6563IR pinout, ISL6563IR application, or ISL6563IR equivalent, key selection considerations include its 24-lead QFN package, dual-channel interleaved operation at 189–255 kHz, programmable droop via single resistor, VID-on-the-fly capability, and integrated overvoltage/overcurrent protection with hiccup-mode recovery.
Technical Context
The ISL6563IR implements a two-phase interleaved buck topology using phase-shifted PWM signals to double effective ripple frequency and reduce output capacitor requirements. Its control architecture combines a voltage loop (error amplifier + FB/COMP) with a per-channel current loop that samples lower MOSFET rDS(ON) via time-multiplexed ISEN feedback.
It integrates a 6-bit VID DAC with selectable compliance (VRM9/VRM10/Hammer), programmable droop offset via OFS pin, and multi-tiered overvoltage protection that clamps output by turning on lower MOSFETs when FB exceeds VID + 200 mV. Startup into pre-charged output is supported.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Topology | Two-phase interleaved synchronous buck PWM controller with integrated high- and low-side gate drivers |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade CPU power applications |
| Switching Frequency | 189–255 kHz per phase - enables compact magnetics and reduced EMI vs. single-phase designs |
| System Accuracy | ±1% over temperature - ensures tight regulation under thermal stress in dense compute environments |
| VID Compatibility | Intel VRM9, VRM10, and AMD Hammer - supports dynamic voltage scaling across major x86 processor families |
| Current Sensing | rDS(ON)-based, lossless, time-multiplexed - eliminates sense resistors and enables accurate per-phase current balance |
| Overcurrent Threshold | 95 µA reference - triggers hiccup-mode shutdown after 7 consecutive cycles or simultaneous channel exceedance |
| Droop Programming | Resistor-programmable via ISEN - implements load-line regulation to improve transient response and prevent overshoot |
Pinout & Package
ISL6563IR is housed in a 24-lead, 4 mm × 4 mm, 0.5 mm pitch QFN package (JEDEC MO-220, pkg drawing L24.4x4B), with exposed thermal pad for enhanced heat dissipation. The RoHS-compliant, lead-free construction meets IPC/JEDEC J-STD-020 reflow requirements.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (8) | Bias supply input | 5 V ±5% supply for internal logic; requires local 0.1 µF ceramic decoupling |
| PVCC (16) | Power gate drive supply | 5 V supply for high-current UGATE/LGATE drivers; requires local 1 µF ceramic decoupling |
| GND (25), PGND (14) | Signal and power ground references | GND = small-signal reference; PGND = LGATE driver return - must be short, low-inductance paths |
| VID0–VID4 (2,1,24–22), DACSEL/VID5 (3), VRM10 (4) | Digital voltage identification inputs | Decode 5- or 6-bit VID codes to set output voltage; support VRM9/VRM10/Hammer standards with pin-strapping |
| FB (6), COMP (5) | Voltage feedback and error amplifier output | FB = inverting input for closed-loop regulation; COMP = EA output tied to external compensation network |
| ISEN (7) | Current sense scaling input | Sets overcurrent threshold and droop gain via resistor to VCC; sources current to FB for load-line regulation |
| UGATE1/2 (19,12), LGATE1/2 (17,15) | High- and low-side gate drivers | Drive external N-channel MOSFETs; UGATE max duty cycle limited to 66%; shoot-through prevention built-in |
| BOOT1/2 (20,11), PHASE1/2 (18,13) | Bootstrap bias and half-bridge return | BOOT = floating supply for high-side drivers; PHASE = source node connection point for upper MOSFETs |
| OFS (9) | Output voltage offset programming | Adjusts regulated output up/down via resistor to GND or VCC - enables fine-tuning beyond VID table resolution |
| ENLL (21) | Enable/disable input | Logic-level enable with ~0.61 V threshold; pulling low disables all PWM outputs and drivers |
| SSEND (10) | Soft-start end indicator | Open-drain output active during soft-start; goes high-impedance at completion - useful for sequencing control |
Key Features
| Feature | Design Value |
|---|---|
| Integrated two-phase PWM control + gate drivers | Eliminates need for external driver ICs and reduces BOM count in dual-phase CPU VRMs |
| rDS(ON)-based current sensing | Enables lossless, per-phase current monitoring without added sense resistors or PCB area |
| Programmable droop via single resistor | Provides predictable load-line slope to improve transient response and minimize output voltage deviation |
| Multi-tiered overvoltage protection | Clamps rising output by activating lower MOSFETs - protects microprocessor during fault conditions |
| Start-up into pre-charged output | Allows safe power-up when output capacitors are already charged - critical for hot-swap and rail sequencing |
| VID-on-the-fly support | Enables dynamic voltage scaling during operation - required for Intel SpeedStep and AMD PowerNow! |
Applications
| Server CPU Core Power | Workstation GPU Core Supply |
|---|---|
Use Scenario: Regulating 1.0–1.8 V core voltage for dual-socket Xeon or EPYC processors under dynamic 100+ A loads. IC Role / Device Role / Timing Role: Two-phase PWM controller managing parallel buck stages with interleaved timing to reduce input/output ripple. Use Value: Achieves <±1% regulation accuracy across –40°C to +85°C while enabling compact, thermally efficient VRM layout with fewer bulk capacitors. |
Use Scenario: Delivering tightly regulated 0.8–1.2 V to high-end discrete GPUs in professional workstations with aggressive transient demands. IC Role / Device Role / Timing Role: Dual-channel controller executing VID-on-the-fly transitions synchronized to GPU workload states. Use Value: Supports sub-200 µs dynamic VID steps (e.g., 1.5 V → 1.7 V) without triggering overvoltage events, maintaining system stability during clock/voltage scaling. |
| Industrial Embedded CPU Board | Communications Baseband Processor Supply |
Use Scenario: Powering ARM-based or x86 embedded CPUs in ruggedized industrial controllers requiring extended temperature operation. IC Role / Device Role / Timing Role: Precision voltage regulator implementing droop-based load-line control to compensate for PCB trace resistance. Use Value: Maintains ±1% output accuracy over full –40°C to +85°C range with no calibration, reducing test overhead and field failure risk. |
Use Scenario: Supplying 1.1–1.5 V to baseband SoCs in 4G/5G small cell radios where EMI and thermal density are critical constraints. IC Role / Device Role / Timing Role: Interleaved controller minimizing input ripple current to relax input capacitor RMS rating and footprint. Use Value: Reduces total input capacitance by >30% versus single-phase design, lowering bill-of-materials cost and board area. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multiphase buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6564IRZ-T | Three-phase version with identical VID compatibility, same package, but adds third channel and associated pins | Required for >150 A CPU loads; not drop-in - needs PCB redesign for third phase and additional MOSFETs | Select ISL6564IRZ-T only when higher current capacity and phase count are needed; ISL6563IR remains optimal for ≤120 A dual-phase designs |
| RT8802AGQW | Two-phase controller with VRM10/AMD support, but uses external gate drivers and lacks integrated rDS(ON) sensing | Requires external driver ICs and current sense resistors - increases component count and layout complexity | Choose RT8802AGQW if legacy design reuse or specific PWM timing flexibility is prioritized over integration and BOM simplicity |
Compared with ISL6563IR, ISL6564IRZ-T extends phase count for higher current, while RT8802AGQW trades integration for configurability - ISL6563IR uniquely balances full integration, industrial temperature range, and proven microprocessor VID compatibility in a compact QFN.
Availability
ISL6563IR is available at Aetrix Electronics and suitable for server CPU power delivery, workstation GPU regulation, and industrial embedded computing applications requiring stable component supply, long-term lifecycle support, and guaranteed RoHS-compliant sourcing.
Supply support for ISL6563IR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) is a semiconductor company specializing in high-performance analog and power management ICs for computing, communications, and industrial markets.
The ISL6563IR belongs to Intersil's multiphase buck controller product line, engineered specifically for precision, high-current voltage regulation of advanced microprocessors with integrated protection and VID protocol flexibility.
FAQ
What is the operating temperature range for the ISL6563IR?
The ISL6563IR is rated for operation from –40°C to +85°C ambient temperature, making it suitable for industrial and server-grade applications where thermal robustness is critical. This extended range is confirmed in the ordering information table and absolute maximum ratings section of the FN9126 datasheet, distinguishing it from the commercial-grade ISL6563CRZ variant (0°C to +70°C).
Does the ISL6563IR support dynamic VID changes during operation?
Yes, the ISL6563IR supports VID-on-the-fly functionality. In VRM9 or AMD Hammer mode, it detects VID code changes after 12 stable switching cycles and transitions in 1-step increments every 4 cycles. In VRM10 mode, it validates changes after 3 readings and updates immediately - enabling real-time voltage scaling for Intel SpeedStep and AMD PowerNow! implementations.
How does the ISL6563IR implement current balancing between phases?
The ISL6563IR performs automatic channel current balancing by sampling each lower MOSFET's rDS(ON) voltage during conduction, time-multiplexing those signals through the ISEN pin, and comparing individual channel currents to the average. The resulting error adjusts each PWM pulse width to force convergence - no external components or calibration are required.
What protection features does the ISL6563IR provide against overvoltage events?
The ISL6563IR provides multi-tiered overvoltage protection: when FB rises above VID + 200 mV, it turns on both lower MOSFETs to clamp the output; additionally, it monitors disabled-state overvoltage thresholds (1.65 V for VRM10/Hammer, 1.95 V for VRM9) to safeguard the microprocessor even before full enablement.
Can the ISL6563IR start up into a pre-charged output capacitor?
Yes, the ISL6563IR supports start-up into a pre-charged output - a feature explicitly documented in the datasheet's "Features" list and "Operation" section. This capability prevents inrush current issues and enables safe power sequencing in systems where output rails may retain charge from backup supplies or prior operation.
ISL6563IR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- Controller, Intel VRM9, VRM10, AMD Hammer Applications
- Voltage - Input:
- 5V ~ 12V
- Number of Outputs:
- 1
- Voltage - Output:
- 0.8V ~ 1.85V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-QFN (4x4)
ISL6563IR FAQ
1.How can I place an order for ISL6563IR through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6563IR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6563IR reliable?
The price and inventory of ISL6563IR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6563IR is usually 5 days.
3.What payment methods are accepted for ISL6563IR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6563IR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6563IR?
ISL6563IR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6563IR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6563IR?
For technical support, including ISL6563IR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6563IR requirements.
6.How does Aetrix verify that ISL6563IR is sourced from the original manufacturer or authorized distributors?
All ISL6563IR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6563IR meets industry standards.
7.What is the process for return or replacement of ISL6563IR?
All ISL6563IR units undergo pre-shipment inspection (PSI). If there is an issue with ISL6563IR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6563IR part is unused and in its original packaging.
Return procedure for ISL6563IR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6563IR Tags

-
TPS51206DSQR
Texas Instruments

-
TPS51200DRCR
Texas Instruments

-
TPS51200DRCT
Texas Instruments

-
TPS62740DSSR
Texas Instruments

-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi

-
RT9026GSP
Richtek USA Inc.

-
LP2998MRX/NOPB
Texas Instruments

-
TPS51200QDRCRQ1
Texas Instruments

-
DPA423GN-TL
Power Integrations

-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

