My Inquiry
My Account
Renesas ISL6563IR-T
- Part No.:
- ISL6563IR-T
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
ISL6563IR-T.pdf
- Description:
- IC REG CTRLR INTEL 1OUT 24QFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,833
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6563IR-T from Renesas (formerly Intersil) is a two-phase multiphase buck PWM controller with integrated MOSFET drivers, designed for precision voltage regulation of advanced microprocessors. It supports Intel VRM9/VRM10 and AMD Hammer VID protocols, delivers ±1% system accuracy over temperature, and features rDS(ON)-based current sensing for channel balancing and overcurrent protection. It operates across -40°C to +85°C and targets high-current CPU core power delivery in server and workstation motherboards.
For engineers reviewing the ISL6563IR-T datasheet, ISL6563IR-T pinout, ISL6563IR-T application, or ISL6563IR-T equivalent, key selection considerations include its 24-lead QFN package, dual-channel interleaved operation at 189–255 kHz, programmable droop via single resistor, VID-on-the-fly capability, and integrated overvoltage/overcurrent protection with hiccup-mode recovery.
Technical Context
The ISL6563IR-T implements a two-phase interleaved buck topology using phase-shifted PWM signals to double effective ripple frequency and reduce output capacitor requirements. Its control architecture integrates a dual-loop feedback system: a voltage loop referencing FB/COMP pins and a current loop sampling lower MOSFET rDS(ON) via ISEN and PHASE pins to enforce per-channel current balance and enable load-line (droop) regulation.
It employs a dedicated VID DAC with selectable 5-bit (VRM9/Hammer) or 6-bit (VRM10) decoding, resistor-programmable offset (OFS), and soft-start with SSEND open-drain indicator. Protection includes multi-tier overvoltage detection (VID+200 mV active, 1.65 V/1.95 V disabled thresholds) and dual-trigger overcurrent response-simultaneous 95 µA exceedance or 7-cycle sustained violation-followed by 4096-cycle hiccup-mode recovery.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Topology | Two-phase interleaved synchronous buck controller with integrated high- and low-side gate drivers |
| Input Voltage Range | 5 V ±5% bias supply (VCC/PVCC); supports 5 V or 12 V input conversion rails |
| Switching Frequency | 189–255 kHz per phase (TJ = –40°C to +85°C); enables smaller magnetics and reduced ripple |
| System Accuracy | ±1% over temperature (0°C to +85°C); ensures tight CPU core voltage compliance under thermal stress |
| VID Compatibility | Programmable for Intel VRM9, VRM10, or AMD Hammer DAC codes; enables drop-in support for multiple CPU families |
| Current Sensing | rDS(ON)-based lossless sensing via ISEN/PHASE pins; eliminates sense resistors and enables automatic channel balancing |
| Overcurrent Threshold | 95 µA sensed current threshold; triggers hiccup-mode shutdown with 4096-cycle recovery delay |
| Package | 24-lead 4×4 mm QFN (JEDEC MO-220 L24.4x4B); RoHS-compliant, near chip-scale footprint with exposed thermal pad |
Pinout & Package
ISL6563IR-T is housed in a 24-lead 4×4 mm QFN package (JEDEC MO-220 L24.4x4B) with an exposed thermal pad on the underside for enhanced thermal dissipation. The package is Pb-free and RoHS compliant, rated for industrial temperature range (–40°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VID0–VID4 (Pins 2,1,24–22) | Voltage ID inputs | Accept TTL-level logic to set output voltage per VRM9/Hammer/VRM10 tables; internally pulled up to ~1.2 V |
| DACSEL/VID5 (Pin 3) | DAC standard selector | Configures VID protocol: grounded = AMD Hammer; open/high = Intel VRM9; VRM10 pin grounded enables VID5 |
| VRM10 (Pin 4) | DAC standard enable | Ground to select VRM10 mode; otherwise selects VRM9 or Hammer via DACSEL |
| ENLL (Pin 21) | Enable input | Precision 0.61 V threshold; pull high to enable controller, low to disable all switching and drivers |
| FB (Pin 6) / COMP (Pin 5) | Error amplifier terminals | FB = inverting input; COMP = output; connected to external compensation network for loop stability |
| ISEN (Pin 7) | Current sense reference | Sets overcurrent threshold and droop gain via resistor to VCC; sources average channel current to FB pin |
| UGATE1/2 (Pins 19,12) | Upper gate drivers | Drive gates of high-side N-MOSFETs; 0.5–1.3 Ω source/sink resistance; max 66% duty cycle enforced |
| LGATE1/2 (Pins 17,15) | Lower gate drivers | Drive gates of low-side N-MOSFETs; 0.3–1.0 Ω sink resistance; referenced to PGND |
| BOOT1/2 (Pins 20,11) | Bootstrap supplies | Provide floating bias for upper gate drivers; charged via internal diodes from PVCC |
| PHASE1/2 (Pins 18,13) | Phase node monitors | Sample lower MOSFET rDS(ON) during conduction; used for current sensing and shoot-through prevention |
| OFS (Pin 9) | Output offset adjust | Connect resistor to GND for positive offset or to VCC for negative offset; enables fine-tuning of VOUT |
| SSEND (Pin 10) | Soft-start end indicator | Open-drain output; pulls low during soft-start, floats high when soft-start completes |
| VCC (Pin 8) / PVCC (Pin 16) | Bias supplies | VCC powers analog circuitry (5 V ±5%); PVCC powers gate drivers (5 V ±5%); require local 0.1 µF and 1 µF decoupling |
| GND (Pin 25) / PGND (Pin 14) | Ground references | GND = small-signal reference; PGND = power ground for LGATE drivers; must be short, low-inductance paths |
Key Features
| Feature | Design Value |
|---|---|
| Integrated two-phase control | Eliminates need for external phase synchronization; reduces component count and layout complexity vs. discrete controllers |
| rDS(ON) current sensing | Enables lossless, resistor-free current monitoring for channel balancing, droop, and overcurrent protection |
| Programmable VID standards | Single device supports Intel VRM9, VRM10, and AMD Hammer via pin-strapping-no firmware or hardware change required |
| Resistor-programmable droop | Adjusts load-line slope via single external resistor on ISEN pin; simplifies dynamic voltage positioning implementation |
| Multi-tier overvoltage protection | Detects overvoltage during operation (VID + 200 mV) and during disable (1.65 V/1.95 V), clamping output via lower FETs |
| Hiccup-mode overcurrent recovery | Prevents thermal runaway by cycling between 4096-cycle wait and soft-start attempts until fault clears |
Applications
| Server CPU Core Power | Workstation GPU Core Supply |
|---|---|
|
Use Scenario: Regulating 1.0–1.8 V core voltage for dual-socket Xeon or EPYC processors under dynamic 100–300 A loads. IC Role / Device Role / Timing Role: Two-phase buck controller managing parallel power stages with interleaved timing to minimize input/output ripple and thermal hotspots. Use Value: Achieves ±1% regulation accuracy across –40°C to +85°C while reducing total output capacitance by >40% versus single-phase designs. |
Use Scenario: Delivering tightly regulated 0.8–1.2 V to high-end GPU cores (e.g., NVIDIA A100, AMD MI250X) with rapid load transients. IC Role / Device Role / Timing Role: Dual-channel PWM controller executing VID-on-the-fly transitions in <200 µs (VRM9 mode) to match GPU frequency scaling. Use Value: Enables dynamic voltage scaling without overshoot/undershoot via programmable droop and fast transient recovery. |
| Industrial Embedded CPU Board | High-Density Telecom Baseband Card |
|
Use Scenario: Powering ARM-based SoCs (e.g., NXP i.MX8QM) in ruggedized edge computing platforms requiring extended temperature operation. IC Role / Device Role / Timing Role: Industrial-grade multiphase controller providing robust overvoltage/overcurrent protection and start-up into pre-charged outputs. Use Value: Ensures reliable cold-start and brown-out recovery in uncontrolled power environments with no external supervision needed. |
Use Scenario: Supplying 1.1–1.5 V to FPGA and DSP clusters in 3GPP-compliant baseband units with strict EMI and thermal constraints. IC Role / Device Role / Timing Role: Interleaved controller minimizing input ripple current amplitude by 50%, relaxing input capacitor RMS current rating. Use Value: Reduces number of required 1206 MLCCs on input by 2–3 per phase, lowering BOM cost and PCB area. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multiphase buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6564CRZ | Same pinout and feature set but commercial temp range (0°C to +70°C); lacks industrial-grade qualification | Not suitable for systems requiring operation below 0°C or above 70°C; identical VID support and droop programming | Select ISL6564CRZ only for cost-sensitive commercial applications with ambient temperature constraints. |
| RT8802AGQW | Three-phase capable, higher max frequency (1 MHz), no integrated VID DAC; requires external DAC or PMBus interface | Supports higher current (>400 A) and faster transient response but adds design complexity and component count | Choose RT8802AGQW when scaling beyond two phases or needing PMBus telemetry; not a drop-in replacement. |
Compared with ISL6563IR-T, ISL6564CRZ offers identical functionality at lower cost but fails industrial temperature validation, while RT8802AGQW extends phase count and frequency at the expense of VID integration and pin compatibility-making ISL6563IR-T optimal for validated, two-phase CPU core designs requiring plug-and-play VID support.
Availability
ISL6563IR-T is available at Aetrix Electronics and suitable for server motherboard design, high-performance workstation power delivery, and industrial embedded CPU board development requiring stable component supply across extended temperature ranges.
Supply support for ISL6563IR-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation, formed from the merger of Intersil and Renesas, is a global semiconductor leader specializing in analog, power, and embedded processing solutions for industrial, automotive, and datacenter markets.
The ISL6563IR-T belongs to Renesas' legacy Intersil multiphase controller product line, engineered specifically for high-efficiency, high-reliability CPU/GPU core voltage regulation in enterprise and embedded computing platforms.
FAQ
What is the operating temperature range for the ISL6563IR-T?
The ISL6563IR-T is rated for industrial temperature operation from –40°C to +85°C. This range is validated per the datasheet's Recommended Operating Conditions and Thermal Information sections, making it suitable for server, telecom, and ruggedized embedded applications where ambient temperatures exceed commercial limits. The ISL6563IR-T maintains ±1% system accuracy across this full range.
Does the ISL6563IR-T support dynamic VID changes during operation?
Yes, the ISL6563IR-T supports dynamic VID changes. In VRM9 or AMD Hammer modes, it detects new VID codes after 12 consecutive stable cycles and transitions in 1-step-per-4-cycle increments. In VRM10 mode, it responds immediately upon validation of a new code-enabling sub-microsecond voltage updates critical for CPU frequency scaling. The ISL6563IR-T implements this without external intervention.
How does the ISL6563IR-T implement current balancing between phases?
The ISL6563IR-T uses rDS(ON) sensing on each lower MOSFET, time-multiplexed through the ISEN pin, to derive individual channel currents. It compares each against the average current and adjusts PWM pulse widths in real time to force convergence. This closed-loop correction occurs continuously and automatically-no calibration or external components are needed. The ISL6563IR-T achieves tight balance without added cost or complexity.
What protection features are built into the ISL6563IR-T?
The ISL6563IR-T integrates overvoltage protection (OVP) with dual thresholds-active mode (VID + 200 mV) and disabled mode (1.65 V/1.95 V)-and overcurrent protection (OCP) triggered by either simultaneous 95 µA exceedance on both channels or 7-cycle sustained violation on one channel. Both protections initiate hiccup-mode recovery: 4096-cycle wait followed by soft-start retry. The ISL6563IR-T executes all protection autonomously.
Can the ISL6563IR-T start up into a pre-charged output capacitor?
Yes, the ISL6563IR-T is explicitly designed to support start-up into a pre-charged output. Its control architecture prevents reverse current flow and manages gate drive sequencing to avoid shoot-through during initial ramp-up. This capability is confirmed in the datasheet's "Capable of Start-up into a Pre-Charged Output" feature list and is essential for redundant power systems and hot-swap applications using the ISL6563IR-T.
ISL6563IR-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Controller, Intel VRM9, VRM10, AMD Hammer Applications
- Voltage - Input:
- 5V ~ 12V
- Number of Outputs:
- 1
- Voltage - Output:
- 0.8V ~ 1.85V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-QFN (4x4)
ISL6563IR-T FAQ
1.How can I place an order for ISL6563IR-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6563IR-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6563IR-T reliable?
The price and inventory of ISL6563IR-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6563IR-T is usually 5 days.
3.What payment methods are accepted for ISL6563IR-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6563IR-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6563IR-T?
ISL6563IR-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6563IR-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6563IR-T?
For technical support, including ISL6563IR-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6563IR-T requirements.
6.How does Aetrix verify that ISL6563IR-T is sourced from the original manufacturer or authorized distributors?
All ISL6563IR-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6563IR-T meets industry standards.
7.What is the process for return or replacement of ISL6563IR-T?
All ISL6563IR-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL6563IR-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6563IR-T part is unused and in its original packaging.
Return procedure for ISL6563IR-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6563IR-T Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
