Renesas ISL6566CRZ
- Part No.:
- ISL6566CRZ
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
ISL6566CRZ.pdf
- Description:
- IC REG CTRLR INTEL 1OUT 40QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,408
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6566CRZ from Renesas Electronics (formerly Intersil) is a three-phase buck PWM controller with integrated MOSFET drivers, designed for precision core voltage regulation in Intel VRM9/VRM10 and AMD Hammer microprocessor power delivery systems. It supports 1–3-phase operation, delivers ±0.5% system accuracy over temperature, uses dual DCR/rDS(ON) current sensing for droop control and channel balancing, and operates up to 1.5 MHz per phase.
For engineers reviewing the ISL6566CRZ datasheet, ISL6566CRZ pinout, ISL6566CRZ application, or ISL6566CRZ equivalent, this page provides verified technical context, confirmed pin functions, real-world multi-phase design implications, and validated alternative options for VRM-compliant CPU power stages.
Technical Context
The ISL6566CRZ implements interleaved three-phase PWM control with adaptive non-overlap timing (10 ns UGATE/LGATE turn-on dead time) and integrated gate drivers supporting 5–12 V PVCC bias. Its dual-current-sensing architecture simultaneously uses lossless inductor DCR sampling for load-line droop and rDS(ON) sampling across lower MOSFETs for per-channel current balance.
It features a unity-gain differential remote-sense amplifier (VDIFF output), programmable VID DAC with selectable Intel VRM9/VRM10 or AMD Hammer encoding, and multi-tiered protection including OVP clamping via lower-FET activation, UVLO at 82% VID, and open-sense-line detection triggered by VDIFF + 1.0 V threshold.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Temp Range | 0°C to 70°C - Validated for commercial ambient use in server/desktop CPU VRMs. |
| Phase Support | 1-, 2-, or 3-phase - Configured dynamically via PVCC2/PVCC3 pin states. |
| System Accuracy | ±0.5% (VID = 1.0–1.85 V) - Ensures tight core voltage tolerance under thermal drift. |
| Switching Frequency | Up to 1.5 MHz per phase - Enables high-frequency, low-inductance designs with reduced ripple. |
| Gate Drive Bias | 5 V to 12 V - Adjustable PVCC level sets upper/lower FET drive strength and switching speed. |
| Current Sensing | DCR + rDS(ON) dual method - DCR for accurate load-line droop; rDS(ON) for real-time channel-current matching. |
| VID Compatibility | Intel VRM9/VRM10 & AMD Hammer - Selectable via VRM10/VID12.5 pins per Table 1. |
Pinout & Package
ISL6566CRZ is housed in a 40-lead 6×6 mm QFN package (Pb-free, RoHS compliant) with exposed thermal pad. Pin numbering follows top-view layout as defined in FN9178 Rev 4.00.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VID0–VID4, VID12.5 | DAC input bits | Encode microprocessor core voltage setpoint; logic thresholds differ per VRM/AMD mode. |
| VSEN / RGND | Remote sense inputs | Connect directly to CPU VDD/VSS sense points to compensate PCB IR drop. |
| ISUM / IREF / ICOMP | DCR current sense interface | Form summing node for inductor DCR voltage; generate droop voltage added to VDIFF. |
| ISEN1–ISEN3 | rDS(ON) current sense inputs | Sample lower-FET conduction voltage per phase to enable per-channel current balancing. |
| UGATE1–3 / LGATE1–3 | Integrated gate drivers | Directly drive high-side and low-side MOSFET gates; include shoot-through prevention. |
| BOOT1–3 | Bootstrap supply inputs | Provide floating bias for high-side drivers via external bootstrap capacitors. |
| ENLL | Enable input | 0.66 V threshold enables full controller operation; internal 1 µA pull-up to 5 V. |
| PGOOD | Power-good indicator | Open-drain output pulled low during OVP/UVP, OC, or before soft-start completion. |
Key Features
| Feature | Design Value |
|---|---|
| Dual current sensing | Simultaneous DCR-based droop programming and rDS(ON)-based channel balancing eliminate need for separate current-sense resistors. |
| Dynamic VID support | Real-time voltage scaling during processor state transitions without external DAC reconfiguration. |
| Adjustable reference offset | OFS pin sinks or sources 50 µA to generate precise positive/negative DC offset on FB loop. |
| Multi-tier overvoltage protection | Clamps rising output by forcing lower FETs ON; includes fast-response OVP and delayed latch-off modes. |
| Thermal shutdown | 160°C junction trip point with 100°C hysteresis ensures safe recovery after thermal overload. |
Applications
| Server CPU Power Delivery | Desktop VRM Module |
|---|---|
Use Scenario: Regulating core voltage for dual-socket Xeon processors in 1U rack servers with strict thermal and space constraints. IC Role / Device Role / Timing Role: Three-phase PWM controller managing synchronous buck stages, coordinating phase interleaving and current sharing across six MOSFETs. Use Value: Reduces RMS input capacitor current by >50% versus single-phase, enabling smaller 12 V input bulk caps and lower thermal stress on input stage. | Use Scenario: High-efficiency 1.2–1.5 V core supply for AMD Ryzen desktop CPUs on ATX motherboards. IC Role / Device Role / Timing Role: VRM10-compliant controller decoding VID signals, implementing load-line droop, and balancing three-phase currents via rDS(ON) sensing. Use Value: Achieves ±0.5% output accuracy across 0–70°C ambient, meeting AMD's tight transient response and static regulation requirements. |
| Laptop CPU Voltage Regulator | Workstation GPU Core Supply |
Use Scenario: Compact, high-density VRM for mobile Intel Core i7 processors in thin-and-light notebooks. IC Role / Device Role / Timing Role: Two-phase configuration (PVCC3 grounded) delivering fast transient response with integrated drivers minimizing BOM count. Use Value: Eliminates discrete driver ICs and reduces gate-loop inductance, improving EMI and enabling <100 ns switching transitions. | Use Scenario: Multi-phase core rail for NVIDIA RTX professional GPUs requiring stable 0.8–1.0 V at up to 40 A. IC Role / Device Role / Timing Role: Three-phase controller using DCR sensing for precise load-line positioning and OFS-adjusted offset for GPU-specific voltage margins. Use Value: Supports dynamic voltage/frequency scaling (DVFS) with <10 µs soft-start settling and no external compensation components required. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar three-phase VRM controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IR35201MTRPBF | Supports up to 6 phases; includes digital PMBus interface and telemetry; requires external drivers. | Used in enterprise server VRMs needing telemetry, sequencing, and firmware configurability. | Choose IR35201 when digital control, fault logging, or multi-rail coordination is required - not for analog-only, cost-sensitive designs. |
| TPS53679RSAT | Single-chip 3-phase controller with integrated drivers; supports VRM10.1/11.0; higher max frequency (2 MHz). | Targeted at modern Intel 10th–13th Gen CPUs with tighter VID resolution and faster transient specs. | Choose TPS53679 for new designs targeting latest Intel platforms; ISL6566CRZ remains optimal for legacy VRM9/VRM10 and AMD Hammer compatibility. |
Compared with IR35201MTRPBF and TPS53679RSAT, the ISL6566CRZ offers proven analog stability, minimal external component count, and direct pin-compatible support for established VRM9/VRM10/AMD Hammer VID tables - making it ideal for cost-constrained, high-volume motherboard production where digital complexity is unnecessary.
Availability
ISL6566CRZ is available at Aetrix Electronics and suitable for server CPU power delivery, desktop VRM modules, laptop voltage regulators, and workstation GPU core supplies requiring stable component supply and long-term industrial availability.
Supply support for ISL6566CRZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics acquired Intersil in 2017 and maintains full product support, documentation, and manufacturing continuity for the ISL6566 family.
The ISL6566 belongs to Renesas' high-performance analog power management portfolio, engineered specifically for multi-phase CPU/GPU core voltage regulation in computing platforms demanding precision, reliability, and VRM compliance.
FAQ
What is the maximum operating junction temperature for the ISL6566CRZ?
The ISL6566CRZ has a maximum junction temperature of 150°C, with thermal shutdown activating at 160°C and recovery occurring at 100°C. This thermal protection ensures safe operation under sustained high-load conditions typical in multi-phase CPU VRMs. The device's θJA of 32°C/W and θJC of 3.5°C/W allow effective heat dissipation through the exposed pad when mounted on a properly designed PCB. ISL6566CRZ must be operated within its 0°C to 70°C ambient range to maintain reliability.
How does the ISL6566CRZ implement channel-current balancing across three phases?
The ISL6566CRZ achieves channel-current balancing by sampling each phase's lower-MOSFET rDS(ON) voltage during the forced off-time using dedicated ISEN1–ISEN3 pins, then comparing each sampled current to the cycle-average current (IAVG). The resulting error signal adjusts individual PWM pulse widths in real time. This patented method ensures balanced loading without external current-sense resistors. ISL6566CRZ performs this correction every switching cycle, maintaining tight balance even during rapid load transients.
Can the ISL6566CRZ be configured for single-phase operation?
Yes, the ISL6566CRZ supports single-phase operation by leaving both PVCC2 and PVCC3 unconnected or grounded. In this mode, only channel 1 (UGATE1/LGATE1/PHASE1) is active, while channels 2 and 3 are disabled. The controller retains all core functions - VID decoding, remote sensing, droop control, and protection - but operates with one PWM leg. ISL6566CRZ maintains full specification compliance in 1-, 2-, or 3-phase configurations, enabling flexible design reuse across platform tiers.
What is the purpose of the OFS pin on the ISL6566CRZ?
The OFS pin on the ISL6566CRZ sources or sinks a precision 50 µA current to generate a programmable DC offset voltage between FB and VDIFF. Connecting an external resistor from OFS to GND creates a negative offset; connecting to VCC creates a positive offset. This allows fine-tuning of the output voltage beyond the base VID setting - critical for meeting GPU or ASIC-specific voltage margining requirements. ISL6566CRZ supports offset ranges up to ±15 mV with 1% accuracy, and the OFS pin is left unconnected for zero offset.
Does the ISL6566CRZ support both Intel and AMD microprocessor voltage identification standards?
Yes, the ISL6566CRZ natively supports Intel VRM9.0, Intel VRM10.0, and AMD Hammer VID standards. Selection is controlled by the logic states of the VRM10 and VID12.5 pins per Table 1 in the datasheet: VRM10 high selects VRM10.0; VRM10 low + VID12.5 high selects VRM9.0; VRM10 low + VID12.5 low selects AMD Hammer. ISL6566CRZ decodes all three formats using its internal 5–6-bit DAC and maintains ±0.5% system accuracy across the full VID range for each standard.
ISL6566CRZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- Controller, Intel VRM9, VRM10, AMD Hammer Applications
- Voltage - Input:
- 3V ~ 12V
- Number of Outputs:
- 1
- Voltage - Output:
- 0.8V ~ 1.6V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-QFN (6x6)
ISL6566CRZ FAQ
1.How can I place an order for ISL6566CRZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6566CRZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6566CRZ reliable?
The price and inventory of ISL6566CRZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6566CRZ is usually 5 days.
3.What payment methods are accepted for ISL6566CRZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6566CRZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6566CRZ?
ISL6566CRZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6566CRZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6566CRZ?
For technical support, including ISL6566CRZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6566CRZ requirements.
6.How does Aetrix verify that ISL6566CRZ is sourced from the original manufacturer or authorized distributors?
All ISL6566CRZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6566CRZ meets industry standards.
7.What is the process for return or replacement of ISL6566CRZ?
All ISL6566CRZ units undergo pre-shipment inspection (PSI). If there is an issue with ISL6566CRZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6566CRZ part is unused and in its original packaging.
Return procedure for ISL6566CRZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6566CRZ Tags

-
TPS51206DSQR
Texas Instruments

-
TPS51200DRCR
Texas Instruments

-
TPS51200DRCT
Texas Instruments

-
TPS62740DSSR
Texas Instruments

-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi

-
RT9026GSP
Richtek USA Inc.

-
LP2998MRX/NOPB
Texas Instruments

-
TPS51200QDRCRQ1
Texas Instruments

-
DPA423GN-TL
Power Integrations

-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

