My Inquiry
My Account
Renesas ISL6566CRZR5184
- Part No.:
- ISL6566CRZR5184
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
ISL6566CRZR5184.pdf
- Description:
- IC REG CTRLR INTEL 1OUT 40QFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,721
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6566CRZR5184 from Renesas (formerly Intersil) is a three-phase buck PWM controller with integrated high- and low-side MOSFET drivers, designed for precision core voltage regulation in Intel VRM9/VRM10 and AMD Hammer microprocessor power delivery. It supports 1–3-phase operation, delivers ±0.5% system accuracy over temperature, uses dual DCR/rDS(ON) current sensing for load-line droop and channel-current balance, and operates up to 1.5 MHz per phase.
For engineers reviewing the ISL6566CRZR5184 datasheet, ISL6566CRZR5184 pinout, ISL6566CRZR5184 application, or ISL6566CRZR5184 equivalent, key selection considerations include its integrated gate drivers, programmable VID DAC compatibility, differential remote sensing, lossless current sensing architecture, and Pb-free 40-lead 6×6 QFN package with 0°C to 70°C operating range.
Technical Context
The ISL6566CRZR5184 implements interleaved three-phase PWM control using a sawtooth oscillator with selectable frequency (via FS pin resistor), adaptive non-overlap timing for shoot-through prevention, and independent upper/lower gate drive bias (5V–12V). Its error amplifier features 96 dB DC gain and 20 MHz gain-bandwidth product for stable loop compensation.
Current sensing combines two independent paths: DCR-based sampling at ISUM/IREF/ICOMP for load-line positioning and overcurrent protection, and rDS(ON)-based sampling at ISEN1–ISEN3 for real-time per-channel current balancing. VID decoding supports 5-bit (AMD Hammer/VRM9) or 6-bit (VRM10) input with dynamic VID capability and selectable compliance via VRM10/VID12.5 pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Temp Range | 0°C to 70°C - Validated for commercial-grade microprocessor VRM applications without derating. |
| Package | 40-lead 6×6 mm QFN (Pb-free) - Enables compact, thermally efficient layout with exposed thermal pad (θJA = 32°C/W). |
| System Accuracy | ±0.5% (VID = 1.0V–1.85V) - Ensures tight core voltage regulation across load/temperature for modern CPUs. |
| Max Switching Freq | 1.5 MHz per phase - Supports high-frequency operation to reduce inductor size and output capacitance. |
| Gate Drive Voltage | 5V to 12V (PVCC) - Adjustable upper/lower gate bias optimizes RDS(ON) conduction loss vs. switching loss trade-off. |
| OCSET Trip Current | 100 µA ±7% - Sets overcurrent threshold via single external resistor; enables precise, scalable protection. |
| Droop Programming | Lossless DCR sensing (ISUM/IREF/ICOMP) - Implements accurate, temperature-stable load-line voltage positioning without sense resistors. |
Pinout & Package
ISL6566CRZR5184 is housed in a Pb-free 40-lead 6×6 mm QFN package (PKG DWG # L40.6x6) with exposed thermal pad for enhanced power dissipation (θJC = 3.5°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VID0–VID4, VID12.5 | DAC input logic | Accept TTL-level voltage ID codes; configure output voltage per AMD Hammer, VRM9, or VRM10 tables. |
| UGATE1–3, LGATE1–3 | MOSFET gate drivers | Direct-drive outputs for high-side and low-side N-channel MOSFETs; include adaptive dead-time control. |
| ISEN1–3 | rDS(ON) current sense inputs | Sample lower-FET conduction voltage to enable per-phase current balancing without power loss. |
| ISUM, IREF, ICOMP | DCR current sense interface | Support lossless inductor DCR sensing for droop programming and overcurrent protection. |
| VSEN / RGND | Differential remote sense inputs | Measure true load voltage at CPU VDD/VSS pins; compensate for PCB IR drop up to ±150 mV. |
| ENLL | Enable threshold input | 0.66 V enable threshold with 100 mV hysteresis; internal 1 µA pull-up allows simple logic-level control. |
| PGOOD | Power-good status output | Open-drain signal asserted high only when output is within ±5% UV/OV limits post-soft-start. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 3-phase gate drivers | Eliminates need for 6 discrete driver ICs; reduces BOM count, layout area, and propagation delay mismatch. |
| Dual current sensing (DCR + rDS(ON)) | Enables simultaneous accurate load-line droop (DCR) and per-phase current balance (rDS(ON)) without compromise. |
| Dynamic VID technology | Supports real-time voltage scaling during CPU state transitions; REF pin capacitor smooths DAC step transitions. |
| Selectable VRM standard compliance | Single hardware configuration supports Intel VRM9/VRM10 and AMD Hammer via VRM10/VID12.5 pin strapping. |
| Digital soft-start | Programmable ramp time prevents inrush current; PGOOD remains low until regulation is established. |
Applications
| Server CPU Power Delivery | Laptop Processor VRM |
|---|---|
Use Scenario: High-current, dynamically scaled core supply for dual-socket Xeon or EPYC processors in 1U rack servers. IC Role / Device Role / Timing Role: Three-phase PWM controller with integrated drivers, managing up to 120 A total load with <1% cross-regulation error. Use Value: Achieves ±0.5% voltage accuracy under transient loads >50 A/µs while maintaining thermal margin via distributed phase losses. |
Use Scenario: Compact, low-profile core regulator for mobile Intel Core i7/i9 or AMD Ryzen U-series CPUs in thin-and-light notebooks. IC Role / Device Role / Timing Role: Configurable 2-phase controller (PVCC3 grounded) delivering 1.0–1.3 V at up to 60 A with dynamic VID support. Use Value: Reduces solution footprint by 35% vs. discrete controller+driver designs; Pb-free QFN meets RoHS and IPC-J-STD-020 reflow requirements. |
| Workstation GPU Core Supply | High-Performance FPGA Core Rail |
Use Scenario: Multi-rail power system for NVIDIA RTX or AMD Radeon Pro GPUs requiring fast transient response and precise voltage tracking. IC Role / Device Role / Timing Role: Primary core controller implementing droop-based load-line to match GPU V–I curve; interfaces with PMBus sequencer. Use Value: Uses DCR sensing to eliminate sense-resistor power loss; rDS(ON) balancing ensures equal thermal stress across parallel phases. |
Use Scenario: Core voltage regulator for Xilinx Versal or Intel Stratix 10 FPGAs with multi-voltage domain sequencing and high di/dt demands. IC Role / Device Role / Timing Role: Three-phase controller supporting 0.75–0.95 V output with 1.5 MHz switching to minimize output capacitance. Use Value: Delivers <500 ns transient recovery with ±1% regulation window; differential sensing rejects board-level noise from adjacent high-speed SerDes lanes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar three-phase buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IR35201MTRPBF | 4-phase capable; digital PWM with PMBus interface; no integrated gate drivers (requires external drivers) | Targeted at systems requiring telemetry, fault logging, and dynamic configuration via host processor | Choose IR35201MTRPBF when digital control, telemetry, and scalability beyond 3 phases are required - not for analog-only, cost-sensitive VRM designs. |
| TPS53679RSAT | 3-phase controller with integrated drivers; supports CCM/DCM modes; higher max fSW (2 MHz); TI's Fusion Digital Power GUI support | Optimized for TI ecosystem designs with PMBus-compatible monitoring and adaptive voltage positioning | Choose TPS53679RSAT when leveraging TI's Fusion GUI for rapid loop tuning or requiring 2 MHz operation to shrink magnetics further. |
Compared with ISL6566CRZR5184, IR35201MTRPBF adds digital configurability but increases component count and cost due to external drivers, while TPS53679RSAT offers higher frequency and GUI support but lacks native AMD Hammer VID decoding - making ISL6566CRZR5184 optimal for analog-focused, VID-compliant x86/AMD CPU VRMs.
Availability
ISL6566CRZR5184 is available at Aetrix Electronics and suitable for server CPU power delivery, laptop processor VRM, workstation GPU core supply, and high-performance FPGA core rail applications requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for ISL6566CRZR5184 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics acquired Intersil in 2017 and maintains full technical and supply chain support for legacy Intersil power management ICs including the ISL6566 family.
The ISL6566 product line was engineered specifically for high-efficiency, multi-phase CPU/GPU core voltage regulation in desktop, mobile, and server platforms compliant with Intel VRM and AMD Hammer specifications.
FAQ
What is the operating temperature range for the ISL6566CRZR5184?
The ISL6566CRZR5184 is rated for 0°C to 70°C ambient operation. This commercial-grade specification aligns with typical motherboard and notebook VRM environments where airflow and thermal design ensure junction temperatures remain below the 150°C absolute maximum. The device uses the same silicon die as the industrial-grade ISL6566IRZ variant but is characterized and screened for the narrower range.
Does the ISL6566CRZR5184 support AMD Hammer VID codes?
Yes, the ISL6566CRZR5184 fully supports AMD Hammer VID codes through dedicated VID0–VID4 inputs and the VID12.5 pin. When VRM10 is low and VID12.5 is low, the internal DAC decodes 5-bit inputs per Table 2 of the FN9178 datasheet, enabling precise 25 mV steps from 0.800 V to 1.550 V - matching AMD Athlon 64 and Opteron processor requirements.
How does the ISL6566CRZR5184 implement current balancing across phases?
The ISL6566CRZR5184 achieves per-phase current balancing using rDS(ON) sensing at ISEN1–ISEN3 pins. During each lower-FET conduction interval, an internal op-amp measures the voltage drop across an external RISEN resistor connected between ISENn and PHASEn, generating a current proportional to channel load. These currents are sampled, averaged, and used to adjust individual PWM pulse widths in real time.
What package type and lead finish does the ISL6566CRZR5184 use?
The ISL6566CRZR5184 uses a 40-lead 6×6 mm QFN package (drawing L40.6x6) with Pb-free (RoHS-compliant) matte tin plating on all terminations. It incorporates an exposed thermal pad on the underside for enhanced heat transfer to the PCB, achieving θJA = 32°C/W and θJC = 3.5°C/W under standard test conditions.
Can the ISL6566CRZR5184 be configured for single-phase operation?
Yes, the ISL6566CRZR5184 supports 1-, 2-, or 3-phase operation via PVCC pin strapping. For single-phase mode, both PVCC2 and PVCC3 must be left unconnected or tied to ground. This disables channels 2 and 3, causing the controller to generate only PWM1 and drive UGATE1/LGATE1, while retaining full functionality including DCR droop, remote sensing, and overcurrent protection.
ISL6566CRZR5184 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- Controller, Intel VRM9, VRM10, AMD Hammer Applications
- Voltage - Input:
- 3V ~ 12V
- Number of Outputs:
- 1
- Voltage - Output:
- 0.8V ~ 1.6V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-QFN (6x6)
ISL6566CRZR5184 FAQ
1.How can I place an order for ISL6566CRZR5184 through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6566CRZR5184 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6566CRZR5184 reliable?
The price and inventory of ISL6566CRZR5184 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6566CRZR5184 is usually 5 days.
3.What payment methods are accepted for ISL6566CRZR5184?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6566CRZR5184 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6566CRZR5184?
ISL6566CRZR5184 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6566CRZR5184 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6566CRZR5184?
For technical support, including ISL6566CRZR5184 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6566CRZR5184 requirements.
6.How does Aetrix verify that ISL6566CRZR5184 is sourced from the original manufacturer or authorized distributors?
All ISL6566CRZR5184 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6566CRZR5184 meets industry standards.
7.What is the process for return or replacement of ISL6566CRZR5184?
All ISL6566CRZR5184 units undergo pre-shipment inspection (PSI). If there is an issue with ISL6566CRZR5184, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6566CRZR5184 part is unused and in its original packaging.
Return procedure for ISL6566CRZR5184:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6566CRZR5184 Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
