My Inquiry
My Account
Renesas ISL6568CR
- Part No.:
- ISL6568CR
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
ISL6568CR.pdf
- Description:
- IC REG CTRLR INTEL 1OUT 32QFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,461
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6568CR from Intersil is a two-phase buck PWM controller with integrated MOSFET drivers, designed for precision core voltage regulation in Intel VRM9/VRM10 and AMD Hammer microprocessor power delivery systems. It supports 0°C to +70°C operation, delivers ±0.5% system accuracy over temperature, enables DCR- and rDS(ON)-based current sensing, and provides programmable VID input decoding for dynamic voltage scaling in server and desktop CPU VRMs.
For engineers reviewing the ISL6568CR datasheet, ISL6568CR pinout, ISL6568CR application, or ISL6568CR equivalent, key selection criteria include its dual-phase interleaved control architecture, integrated gate drivers (UGATE1/LGATE1/UGATE2/LGATE2), remote differential voltage sensing (VSEN/RGND), dual-current-sensing capability (ISEN1/ISEN2 + ISUM/IREF), and support for up to 1.5MHz per-phase switching frequency with selectable ENLL enable threshold and FS-set oscillator.
Technical Context
The ISL6568CR implements a two-phase interleaved synchronous buck topology with adaptive non-overlap timing and shoot-through protection logic. Its error amplifier features 96dB DC gain and 20MHz gain-bandwidth product, while the internal oscillator supports 225–275kHz base frequency (RT = 100kΩ) scalable up to 1.5MHz via external configuration.
It combines lossless DCR-based load-line droop programming (via ISUM/IREF/ICOMP) with rDS(ON)-based channel-current balancing (via ISEN1/ISEN2), enabling precise per-phase current matching and stable output voltage positioning across load transients in high-current CPU power stages.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Temp Range | 0°C to +70°C - validated for commercial-grade CPU VRM applications without industrial thermal derating. |
| System Accuracy | ±0.5% over temp (VID = 1.0V–1.85V) - ensures tight core voltage tolerance under full thermal and load variation. |
| Switching Frequency | Up to 1.5MHz per phase - enables smaller magnetics and faster transient response in space-constrained VRM layouts. |
| Gate Drive Voltage | 5V to 12V PVCC - configurable high-side/lower-side drive strength to match discrete MOSFET VGS thresholds. |
| Duty Cycle Limit | Max 66.6% - prevents shoot-through risk during high-duty-cycle low-VIN conditions (e.g., 12V→1.1V conversion). |
| VID Compatibility | Intel VRM9, VRM10, AMD Hammer DAC codes - single IC supports multiple CPU families via VID12.5 pin configuration. |
| Current Sensing | DCR + rDS(ON) dual-mode - DCR for accurate load-line droop and OCP; rDS(ON) for real-time per-phase current balance. |
Pinout & Package
ISL6568CR is housed in a 32-lead 5mm × 5mm QFN package (Pb-free, exposed thermal pad), optimized for high-density VRM PCB layouts and efficient heat dissipation through the bottom thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Bias supply input | +5V ±5% supply for internal logic and error amplifier; requires local 1µF ceramic decoupling. |
| PVCC | Power MOSFET driver supply | +5V to +12V adjustable gate drive bias - sets UGATE/LGATE source/sink strength and rise/fall times. |
| UGATE1 / UGATE2 | Upper MOSFET gate drivers | High-side gate outputs with adaptive non-overlap (10ns min) and shoot-through protection logic. |
| LGATE1 / LGATE2 | Lower MOSFET gate drivers | Synchronous rectifier gate outputs; sink/source resistance <1.35Ω ensures fast turn-on/turn-off at high currents. |
| VSEN / RGND | Differential remote sense inputs | Compensates for IR drop between VRM and CPU socket - enables ±0.5% regulation accuracy at point-of-load. |
| ISEN1 / ISEN2 | rDS(ON) current sense inputs | Sample lower-FET conduction voltage to generate per-phase current feedback for active channel balancing. |
| ISUM / IREF / ICOMP | DCR current sense interface | Supports lossless inductor DCR sensing for load-line droop and overcurrent protection (OCSET referenced). |
| VID0–VID4, VID12.5 | Digital voltage identification inputs | Decode 5-/6-bit VID codes; VID12.5 selects VRM9/VRM10/AMD Hammer DAC mapping via external resistor. |
| ENLL | Enable input with threshold | 0.66V rising threshold with 100mV hysteresis - allows direct connection to sequenced 3.3V or 5V enable rails. |
| FS | Frequency set input | Resistor-to-ground sets oscillator frequency; supports 225–275kHz base range, scalable to 1.5MHz. |
| PGOOD | Power-good status output | Open-drain signal pulled low during UV/OV faults, OCP, or before soft-start completion - interfaces directly to CPU reset logic. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated dual-phase PWM + gate drivers | Eliminates need for two separate controllers and four external drivers - reduces BOM count and layout area by >30% vs discrete solutions. |
| Differential remote voltage sensing | Rejects ground noise and trace IR drop - maintains ±0.5% output accuracy even with 50mΩ PCB resistance between VRM and CPU. |
| DCR + rDS(ON) dual current sensing | Enables simultaneous accurate load-line droop (DCR) and per-phase current balance (rDS(ON)) - no compromise between stability and thermal distribution. |
| Dynamic VID-on-the-fly | Supports real-time voltage scaling during CPU P-state transitions without interrupting regulation - critical for energy-efficient computing. |
| Multi-tiered overvoltage protection | Clamps output using lower MOSFETs on fast OV events (VID+150mV), plus secondary VOVP thresholds - protects CPU against catastrophic rail collapse. |
Applications
| Server CPU Power Delivery | Desktop CPU VRM |
|---|---|
Use Scenario: Dual-socket Xeon server motherboard delivering up to 120A core current with tight transient response requirements. IC Role / Device Role / Timing Role: Two-phase PWM controller managing parallel buck stages, coordinating interleaved switching, and enforcing per-phase current balance via ISEN1/ISEN2. Use Value: Enables 1.5MHz per-phase operation to shrink output inductors by 60%, while DCR+rDS(ON) sensing maintains ±0.5% voltage accuracy across 0–100% load steps. | Use Scenario: High-end gaming motherboard powering AMD Ryzen or Intel Core i9 processors with dynamic P-state voltage scaling. IC Role / Device Role / Timing Role: Primary VRM controller decoding AMD Hammer or VRM10 VID codes, executing digital soft-start, and asserting PGOOD to CPU reset logic. Use Value: VID12.5-selectable DAC compatibility eliminates need for board-specific variants; ENLL threshold ensures clean power sequencing with 3.3V platform rails. |
| Laptop CPU Core Regulator | Workstation GPU VRM |
Use Scenario: Thin-and-light notebook platform requiring compact, thermally efficient 2-phase core regulator for mobile CPUs. IC Role / Device Role / Timing Role: Compact 5×5mm QFN-based controller implementing remote sensing (VSEN/RGND) and thermal-aware droop via DCR current sensing. Use Value: 35°C/W θJA enables operation at full load without forced airflow; OFS pin allows fine-tuning of offset voltage to compensate for package-level thermal drift. | Use Scenario: PCIe-based workstation GPU card delivering >80A core current with strict ripple and transient specifications. IC Role / Device Role / Timing Role: Dual-phase controller driving paralleled MOSFETs per phase, using ISUM/IREF feedback to implement precise load-line droop for GPU voltage positioning. Use Value: Combined DCR sensing and rDS(ON) balancing ensures uniform thermal loading across eight power stages - extends MOSFET lifetime and avoids hot-spot failure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar two-phase buck PWM controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6566CRZ | Single-phase only; lacks PHASE2/UGATE2/LGATE2/ISEN2 pins; identical VID decoding and DCR sensing. | Not suitable for >60A CPU loads requiring thermal distribution across two phases. | Select ISL6566CRZ only when board space or cost constraints mandate single-phase design with ≤60A peak current. |
| IR35201MTRPBF | Three-phase capable; includes PMBus interface and digital telemetry; higher integration but larger 40-pin QFN package. | Requires firmware configuration and PMBus host controller - unsuitable for analog-only or legacy BIOS platforms. | Choose IR35201MTRPBF when digital monitoring, fault logging, or 3-phase scalability beyond 120A is required. |
Compared with ISL6566CRZ, the ISL6568CR enables true two-phase interleaving for improved ripple cancellation and thermal spreading; compared with IR35201MTRPBF, it offers simpler analog implementation with no firmware dependency, making it ideal for cost-sensitive, high-volume VRM designs where digital telemetry is unnecessary.
Availability
ISL6568CR is available at Aetrix Electronics and suitable for server CPU power delivery, desktop VRM design, laptop core regulation, and workstation GPU power applications requiring stable component supply and long-term industrial lifecycle support.
Supply support for ISL6568CR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) is a semiconductor company specializing in high-performance analog and power management ICs for computing, industrial, and communications markets.
The ISL6568CR belongs to Intersil's VRM controller product line, engineered specifically for multi-phase CPU/GPU core voltage regulation with integrated gate drivers, precision remote sensing, and dual-mode current feedback to meet stringent accuracy and transient response demands of modern microprocessors.
FAQ
What is the operating temperature range specified for the ISL6568CR?
The ISL6568CR is rated for 0°C to +70°C ambient operation, as confirmed in the "Recommended Operating Conditions" section of the FN9187 datasheet. This commercial-grade temperature range aligns with standard desktop and server motherboard environments where airflow and thermal management ensure junction temperatures remain below the +150°C maximum limit. The ISL6568CR uses the same die as the extended-temp ISL6568IRZ but is screened and tested specifically for the 0°C to +70°C range.
Does the ISL6568CR support both Intel and AMD microprocessor voltage identification protocols?
Yes, the ISL6568CR supports Intel VRM9, VRM10, and AMD Hammer VID protocols via hardware-selectable DAC mapping. The VID12.5 pin determines the active protocol: less than 3V selects VRM10.0, a 50kΩ resistor to +5V selects VRM9.0, and a 5kΩ resistor to +5V selects AMD Hammer. All VID inputs (VID0–VID4) accept TTL-compatible logic levels and feature internal 40µA pull-ups, enabling direct interface with CPU VID buses without external level-shifting.
How does the ISL6568CR implement current sensing for channel balancing and overcurrent protection?
The ISL6568CR uses two independent current sensing methods: rDS(ON) sensing on ISEN1/ISEN2 pins for per-phase current balance, and DCR-based sensing via ISUM/IREF/ICOMP pins for load-line droop and overcurrent protection. The rDS(ON) path samples voltage across each lower MOSFET's on-resistance during conduction to generate balanced PWM duty adjustments. The DCR path integrates inductor current via external RC network to produce a proportional droop voltage added to VDIFF - this same signal feeds OCSET for accurate cycle-by-cycle OCP triggering at 100µA trip threshold.
What package type and pin count does the ISL6568CR use?
The ISL6568CR uses a 32-lead 5mm × 5mm QFN package with exposed thermal pad (package drawing L32.5x5), as documented in the "Ordering Information" table of FN9187 Rev 5.00. This RoHS-compliant, Pb-free package supports reflow soldering per JEDEC J-STD-020 and features θJA = 35°C/W and θJC = 5°C/W for effective thermal management in high-power VRM applications. Pin numbering follows standard QFN top-view orientation with pin 1 at top-left corner.
Can the ISL6568CR operate in single-phase mode, and how is it configured?
Yes, the ISL6568CR can operate in single-phase mode by connecting both BOOT2 and PHASE2 pins to +12V, as stated in the "PWM Operation" section of the datasheet. This disables phase-2 gate drivers (UGATE2/LGATE2) and associated current sensing (ISEN2), forcing all regulation and current control through phase-1 only. The controller retains full functionality including VID decoding, remote sensing, DCR droop, and PGOOD assertion - making it adaptable to lower-current designs without changing the BOM.
ISL6568CR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- Controller, Intel VRM9, VRM10, AMD Hammer Applications
- Voltage - Input:
- 3V ~ 12V
- Number of Outputs:
- 1
- Voltage - Output:
- 0.84V ~ 1.6V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-QFN (5x5)
ISL6568CR FAQ
1.How can I place an order for ISL6568CR through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6568CR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6568CR reliable?
The price and inventory of ISL6568CR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6568CR is usually 5 days.
3.What payment methods are accepted for ISL6568CR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6568CR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6568CR?
ISL6568CR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6568CR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6568CR?
For technical support, including ISL6568CR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6568CR requirements.
6.How does Aetrix verify that ISL6568CR is sourced from the original manufacturer or authorized distributors?
All ISL6568CR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6568CR meets industry standards.
7.What is the process for return or replacement of ISL6568CR?
All ISL6568CR units undergo pre-shipment inspection (PSI). If there is an issue with ISL6568CR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6568CR part is unused and in its original packaging.
Return procedure for ISL6568CR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6568CR Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
