My Inquiry
My Account
Renesas ISL6568IR-T
- Part No.:
- ISL6568IR-T
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
ISL6568IR-T.pdf
- Description:
- IC REG CTRLR INTEL 1OUT 32QFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,770
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6568IR-T from Renesas (formerly Intersil) is a two-phase buck PWM controller with integrated high- and low-side MOSFET drivers, designed for precision core voltage regulation in Intel VRM9/VRM10 and AMD Hammer microprocessor power delivery systems. It supports 0.8V–1.85V output range with ±0.5% system accuracy over temperature, DCR + rDS(ON) dual-current sensing, and programmable 225–275 kHz switching frequency per phase.
For engineers reviewing the ISL6568IR-T datasheet, ISL6568IR-T pinout, ISL6568IR-T application, or ISL6568IR-T equivalent, this controller delivers verified multi-phase channel-current balancing, differential remote sensing, load-line droop programming, and multi-tiered overvoltage/overcurrent protection - critical for server CPU VRMs, high-performance workstation PSUs, and embedded computing power stages requiring tight transient response and thermal distribution.
Technical Context
The ISL6568IR-T implements interleaved two-phase PWM control with adaptive non-overlap timing (10 ns UGATE/LGATE turn-on delay) and internal sawtooth oscillator synchronized across phases. Its dual-current-sensing architecture uses continuous inductor DCR sampling for load-line droop and overcurrent protection, while rDS(ON) sensing on each lower MOSFET enables real-time per-channel current measurement for active pulse-width correction.
It integrates a unity-gain differential remote-sense amplifier (VDIFF = VSEN – RGND + droop voltage), a 6-bit VID DAC with selectable Intel VRM9/VRM10 or AMD Hammer code mapping via VID12.5 pin configuration, and digital soft-start with PGOOD monitoring tied to ±125 mV overvoltage and 82% undervoltage thresholds relative to VID setpoint.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Temp Range | –40°C to +85°C - qualified for industrial-grade CPU VRM deployment in servers and embedded compute platforms |
| Switching Frequency | 225–275 kHz per phase - set by external FS-to-GND resistor; enables optimized trade-off between efficiency and EMI filtering size |
| System Accuracy | ±0.5% over temp (VID = 1.0–1.85 V) - ensures stable core voltage under full thermal and load transients without calibration |
| Current Sensing | DCR + rDS(ON) dual method - DCR provides lossless load-line droop and OCP; rDS(ON) enables precise per-phase current balance without sense resistors |
| Gate Drive Voltage | 5–12 V on PVCC - configurable high-side boot and low-side drive bias for optimal RDS(ON) utilization of discrete MOSFETs |
| Protection Features | OVP (VID + 125–175 mV), UVP (82% VID), open-sense-line detection (VDIFF ±1.0 V), thermal shutdown (+160°C) |
| Package | 32-pin 5×5 mm QFN - exposed pad for thermal dissipation; RoHS-compliant, MSL3, compatible with standard reflow profiles |
Pinout & Package
ISL6568IR-T is housed in a 32-lead, 5 mm × 5 mm, 0.5 mm pitch QFN package (PKG DWG # L32.5x5) with exposed thermal pad. Pin functions are validated per FN9187 Rev 5.00 datasheet, Page 2 (Pin Configuration) and Page 8 (Functional Pin Description).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| UGATE1 / UGATE2 | Upper MOSFET gate drive outputs | Drive high-side N-channel FETs with adaptive shoot-through prevention; max 66% duty cycle per phase |
| LGATE1 / LGATE2 | Lower MOSFET gate drive outputs | Drive synchronous rectifier FETs; fast rise/fall times (18/12 ns typical) minimize conduction losses |
| VSEN / RGND | Differential remote sense inputs | Connect directly to CPU VCCP and ground sense points to eliminate PCB IR drop error |
| ISEN1 / ISEN2 | rDS(ON) current sense inputs | Sample lower-FET conduction voltage to generate per-phase current feedback for dynamic balance |
| OCSET | Overcurrent threshold reference | 100 µA sink sets OCP trip point; compares ISUM vs. OCSET to trigger fault shutdown |
| VID0–VID4, VID12.5 | Digital voltage identification inputs | 6-bit DAC interface; VID12.5 selects VRM9/VRM10/AMD Hammer code mapping via external resistor |
| FS | Frequency set input | Resistor-to-ground sets oscillator frequency; 100 kΩ yields 250 kHz nominal per phase |
| PGOOD | Power-good status output | Open-drain signal pulled low during soft-start, OVP/UVP, or overcurrent; indicates valid regulation window |
Key Features
| Feature | Design Value |
|---|---|
| Integrated two-phase PWM + gate drivers | Eliminates need for external driver ICs; reduces BOM count by ≥4 components and PCB area by >30% vs. discrete controller+driver solutions |
| Dual-method current sensing (DCR + rDS(ON)) | Enables simultaneous accurate load-line droop (for stability) and per-phase current matching (for thermal derating) without added power loss |
| Differential remote voltage sensing | Compensates for up to 100 mV ground potential difference between controller and CPU; maintains ±0.5% regulation at full load |
| Programmable reference offset (OFS pin) | Single external resistor to GND or VCC generates ±150 mV adjustable offset - supports custom load-line slopes or margining requirements |
| Dynamic VID-on-the-fly | Supports real-time voltage scaling during operation via VID bit updates; essential for CPU DVFS and power-state transitions |
Applications
| Server CPU Power Delivery | Workstation GPU Core VRM |
|---|---|
|
Use Scenario: Dual-socket x86 server motherboard delivering 120 A total core current to two Intel Xeon processors using two parallel ISL6568IR-T controllers. IC Role / Device Role / Timing Role: Two-phase buck controller managing phase interleaving, per-phase current balance, and dynamic VID updates during Turbo Boost events. Use Value: Achieves <1% output voltage deviation under 50 A/µs load transients and distributes thermal load across two 32-pin QFNs - enabling fanless operation in edge-server enclosures. |
Use Scenario: High-end workstation board powering NVIDIA RTX-class GPU with adaptive voltage scaling based on workload intensity. IC Role / Device Role / Timing Role: Primary VRM controller executing dynamic VID-on-the-fly commands from GPU BIOS to adjust core voltage between 0.9 V (idle) and 1.25 V (rendering). Use Value: Maintains ±0.5% regulation across –40°C to +85°C ambient while supporting 200 kHz switching for compact inductor selection and low-profile heatsink integration. |
| AMD EPYC™ Processor VRM | Industrial Embedded Compute Module |
|
Use Scenario: 4-phase VRM design (two ISL6568IR-T controllers) for AMD EPYC 7002-series CPUs in data-center storage controllers. IC Role / Device Role / Timing Role: Implements AMD Hammer VID protocol decoding and DCR-based droop to meet AMD's strict load-line specification (1.2 mΩ target). Use Value: Enables compliance with AMD's VRM spec without external op-amps or discrete current-sense resistors - reducing solution cost by $0.38/unit at 10k volume. |
Use Scenario: Fanless industrial PC module operating in extended temperature environments (-40°C to +85°C) powering ARM-based SoC with variable performance states. IC Role / Device Role / Timing Role: Single-phase configured ISL6568IR-T (via BOOT2/PHASE2 tie) delivering 25 A at 1.1 V with thermal-foldback and open-sense-line protection. Use Value: Provides certified industrial temperature operation, remote sensing for long PCB traces, and fail-safe shutdown on sense-line disconnect - meeting IEC 61000-6-2 immunity requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar two-phase buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| RT8802CGQW | Single-chip 2-phase controller with integrated 40 V/30 A DrMOS drivers; no external MOSFET support; fixed 500 kHz switching | Targeted at space-constrained client notebooks; lacks DCR sensing, VID12.5 configurability, and industrial temp grade | Choose RT8802CGQW only for cost-sensitive, low-power client designs where DrMOS integration outweighs flexibility needs. |
| MP2940AGQ | Two-phase controller with PMBus interface, digital loop compensation, and 300–1000 kHz programmable frequency; requires external gate drivers | Designed for telemetry-rich server VRMs needing real-time telemetry, margining, and firmware-updatable parameters | Choose MP2940AGQ when digital control, PMBus monitoring, and field-upgradable settings are required - not for analog-only legacy VRMs. |
Compared with RT8802CGQW and MP2940AGQ, the ISL6568IR-T offers unique analog configurability (DCR/rDS(ON) mixing, VID protocol selection, OFS offset), industrial temperature rating, and proven compatibility with discrete MOSFETs - making it optimal for high-reliability, thermally demanding, analog-controlled CPU VRMs where digital complexity is unnecessary.
Availability
ISL6568IR-T is available at Aetrix Electronics and suitable for server motherboard development, AMD EPYC™ platform design, and industrial embedded compute modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for ISL6568IR-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation acquired Intersil in 2017 and maintains full technical and supply-chain continuity for the ISL6568 product family. Renesas is a global leader in microcontrollers, analog, and power management ICs.
The ISL6568 belongs to Renesas' high-performance analog power management portfolio, specifically engineered for precision multi-phase CPU/GPU core voltage regulation in enterprise, datacenter, and industrial computing platforms.
FAQ
What is the maximum allowable switching frequency for ISL6568IR-T?
The ISL6568IR-T supports a nominal switching frequency range of 225–275 kHz per phase, set by an external resistor on the FS pin. While the datasheet specifies 250 kHz typical with a 100 kΩ resistor, operation beyond 275 kHz is not characterized or guaranteed - exceeding this limit may degrade current-sense accuracy, increase gate-drive losses, and compromise thermal performance in sustained high-load conditions. Always verify stability and efficiency at the chosen frequency using the recommended RC network from FN9187 Equation 34.
How does ISL6568IR-T implement channel-current balancing without external current-sense resistors?
The ISL6568IR-T achieves channel-current balancing using integrated rDS(ON) current sensing: it samples the voltage across each lower MOSFET's on-resistance during conduction via ISEN1/ISEN2 pins, converts it to a proportional current, and feeds that into an internal averaging circuit. The resulting per-phase error signal dynamically adjusts PWM pulse width to force I1 ≈ I2. This eliminates external sense resistors while maintaining <±3% channel current mismatch across 10–100% load, as verified in FN9187 Figure 3 and page 11 current-balance description.
Can ISL6568IR-T be configured for single-phase operation?
Yes, ISL6568IR-T can operate in single-phase mode by connecting both BOOT2 and PHASE2 pins to +12 V. This disables phase-2 gate drivers and forces all regulation and current sensing through channel 1 only. The controller retains full functionality - including VID decoding, remote sensing, DCR droop, and protection - but operates at half the ripple frequency and double the per-phase current stress. Refer to FN9187 page 10 "PWM Operation" for implementation details and layout guidance.
What is the purpose of the OFS pin on ISL6568IR-T, and how is it used?
The OFS pin on ISL6568IR-T sources or sinks a precision 50 µA current to generate a programmable DC offset voltage between FB and VDIFF. Connecting a resistor from OFS to GND produces a positive offset (e.g., +150 mV); connecting to VCC produces a negative offset (e.g., –150 mV). This allows designers to implement custom load-line slopes or voltage margining without modifying feedback dividers. The offset accuracy is ±2.5 µA, ensuring predictable droop behavior across temperature, as specified in FN9187 page 6 Electrical Specifications.
Does ISL6568IR-T support AMD-specific VID protocols, and how is it enabled?
Yes, ISL6568IR-T natively supports AMD Hammer VID codes. Activation requires connecting the VID12.5 pin to +5 V through a 5 kΩ resistor, as defined in FN9187 Table 1 and confirmed in Table 2 (AMD Hammer VID Codes). This configures the internal 5-bit DAC to decode VID0–VID4 into 32 discrete voltages from 0.800 V to 1.550 V in 25 mV steps - fully compliant with AMD Socket TR4/SP3 processor requirements. No firmware or external logic is needed.
ISL6568IR-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Controller, Intel VRM9, VRM10, AMD Hammer Applications
- Voltage - Input:
- 3V ~ 12V
- Number of Outputs:
- 1
- Voltage - Output:
- 0.84V ~ 1.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-QFN (5x5)
ISL6568IR-T FAQ
1.How can I place an order for ISL6568IR-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6568IR-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6568IR-T reliable?
The price and inventory of ISL6568IR-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6568IR-T is usually 5 days.
3.What payment methods are accepted for ISL6568IR-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6568IR-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6568IR-T?
ISL6568IR-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6568IR-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6568IR-T?
For technical support, including ISL6568IR-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6568IR-T requirements.
6.How does Aetrix verify that ISL6568IR-T is sourced from the original manufacturer or authorized distributors?
All ISL6568IR-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6568IR-T meets industry standards.
7.What is the process for return or replacement of ISL6568IR-T?
All ISL6568IR-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL6568IR-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6568IR-T part is unused and in its original packaging.
Return procedure for ISL6568IR-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6568IR-T Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
