Renesas ISL6595DRZ-TK
- Part No.:
- ISL6595DRZ-TK
- Manufacturer:
- Renesas
- Category:
- Power Supply Controllers, Monitors
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
ISL6595DRZ-TK.pdf
- Description:
- IC DIGITL MULTIPHASE CTRLR 48QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,218
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL6595DRZ-TK from Intersil is a digital multiphase PWM controller IC for high-current CPU core power delivery, supporting 1–6 synchronous buck phases with 100kHz–2MHz switching frequency, ±10mV voltage setpoint accuracy, and I²C-based configuration/monitoring. It delivers up to 200A at 0.5V–1.6V for Intel VR10.x/VR11.0 and AMD 5-/6-bit VID microprocessor applications.
For engineers reviewing the ISL6595DRZ-TK datasheet, ISL6595DRZ-TK pinout, ISL6595DRZ-TK application, or ISL6595DRZ-TK equivalent, key selection considerations include programmable loadline accuracy, Active Transient Response (ATR) for reduced output capacitance, per-phase current sensing with thermal balancing, differential voltage sense, and internal NVM storage of custom configurations.
Technical Context
The ISL6595DRZ-TK implements a fully digital PID compensator with programmable coefficients and a post-filter providing ripple nulling at fSW × (Nph/2), enabling precise AVP-based loadline regulation. Its multiplexed current ADC digitizes phase currents mid-cycle using factory- or power-up-calibrated gain/offset compensation.
It integrates a 156.25MHz ±10% temperature-compensated oscillator, programmable dividers for frequency synthesis, and dual configurable fault outputs (FAULT1/FAULT2) supporting latched/unlatched, CMOS/open-drain modes with independent masking for IUVP, OOVP, OUVP, per-phase OCP, and multi-level thermal protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phases | Configurable 1–6-phase operation; enables interleaved timing to reduce input/output ripple and support >120A output. |
| Switching Frequency | 100kHz–2MHz programmable; fixed per configuration, not load-dependent; supports optimal efficiency vs. size trade-offs. |
| Voltage Setpoint Accuracy | ±10mV over 0°C to +85°C; ensures tight regulation for modern low-voltage, high-current CPUs. |
| VID Support | Intel VR10.x/VR11.0 and AMD 5-/6-bit VID codes; enables direct compatibility with standard microprocessor voltage identification protocols. |
| I²C Interface | Standard 2-wire serial interface; allows real-time telemetry (voltage, current, temperature) and full configuration without external host processor intervention. |
| Current Sensing | Differential per-phase ISEN+/- inputs with programmable offsets; enables precision current balancing and thermal derating across phases. |
| Active Transient Response | Dedicated ATR comparators with programmable thresholds; reduces required output capacitance by accelerating response to load steps. |
Pinout & Package
48-lead QFN (7mm × 7mm, 0.5mm pitch), exposed thermal pad, RoHS-compliant Pb-free finish. Package optimized for high-power density and thermal dissipation in CPU VRD applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VID[7:0], VID_SEL | Processor VID code input | Directly reads 8-bit voltage ID word and selects VR10/VR11 table; determines target output voltage dynamically. |
| PWM[1:6] | Phase PWM output | CMOS-level gate drive signals for synchronous buck high-side FETs; supports programmable non-overlap and duty limiting. |
| ISEN[1:6]+/- | Differential current sense input | Measures voltage drop across low-side FET rDS(ON) or discrete sense resistor; enables per-phase current monitoring and balancing. |
| VSENP/VSENN | Differential voltage sense input | Remote-sense feedback path; rejects PCB IR drop to maintain accurate load-point regulation. |
| FAULT1/FAULT2 | Configurable fault indicator output | Programmable open-drain or CMOS outputs for system-level fault signaling; each independently maskable and polarity-selectable. |
| VR_READY | Regulator status output | Open-drain signal indicating output voltage is within ±10% of target; used for processor enable sequencing. |
| SCL/SDA/SADDR | I²C interface pins | Enable full read/write access to registers, NVM, telemetry, and fault logs; support multiple devices on same bus via address select. |
| CAL_CUR_EN/CAL_CUR_SEN | Calibration control loop | Drives calibration FET gate to adjust rDS(ON) until sense resistor voltage = 200mV; corrects current sense errors at startup. |
Key Features
| Feature | Design Value |
|---|---|
| Digital Loadline Calibration | Internal start-up calibration measures and corrects current sense gain/offset error sources, improving AVP accuracy and reducing need for external trim components. |
| Programmable ATR | Fast-response transient comparator bypasses slow digital loop to directly modulate PWM during load steps, minimizing voltage droop/overshoot without increasing output capacitance. |
| Integrated NVM | Stores full configuration including PID coefficients, fault masks, and calibration data; enables standalone operation after power-up without host reprogramming. |
| Differential Voltage Sense | Rejects PCB trace resistance effects between controller and load, ensuring ±10mV regulation accuracy at point-of-load despite board layout variations. |
| Thermal Compensation | Digitized internal PTAT reference and external thermistor input allow dynamic adjustment of current sense offset to maintain loadline accuracy over temperature. |
Applications
| Intel VR11.0 Core Power | AMD CPU Core Regulation |
|---|---|
Use Scenario: Regulating core voltage for Intel Core 2 Duo/Quad processors requiring VR11.0 compliance and dynamic VID updates. IC Role / Device Role / Timing Role: Digital multiphase controller managing six synchronous buck channels with interleaved timing and active voltage positioning. Use Value: Achieves <±10mV setpoint accuracy and <1% loadline deviation while supporting 2MHz switching to minimize passive component count. | Use Scenario: Delivering stable 0.85V–1.55V core power to AMD Phenom or Athlon X2 processors with 5-/6-bit VID interface. IC Role / Device Role / Timing Role: VID-decoding, per-phase current-balanced PWM generator with differential remote sensing and thermal derating. Use Value: Enables precise loadline tracking across temperature via programmable current sense offset, reducing output capacitor requirements by 30% versus analog alternatives. |
| Server VRD Power Supply | High-Density POL Module |
Use Scenario: Building compact, high-efficiency 150A+ VRD solutions for 1U rack-mount servers with strict thermal and footprint constraints. IC Role / Device Role / Timing Role: Central digital controller coordinating six power stages, managing telemetry via I²C, and enforcing multi-level thermal shutdown. Use Value: Reduces total BOM count by integrating NVM, calibration logic, and dual fault outputs-eliminating need for external EEPROM or discrete fault combinators. | Use Scenario: Implementing intelligent point-of-load regulators on FPGA or ASIC carrier boards where space and thermal management are critical. IC Role / Device Role / Timing Role: Standalone digital controller with soft-start, shutdown sequencing, and real-time current/voltage monitoring accessible over I²C. Use Value: Provides autonomous operation after configuration load from NVM, enabling hot-swap capability and field-upgradable firmware without host processor dependency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multiphase controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6594A | 4-phase only; lacks integrated NVM and ATR; no CAL_CUR_EN/CAL_CUR_SEN calibration loop. | Targeted at cost-sensitive 4-phase VRD designs without need for autonomous startup or advanced transient response. | Select ISL6594A only if phase count ≤4 and calibration/NVM features are unnecessary; ISL6595DRZ-TK offers broader flexibility and higher integration. |
| IR35201 | 6-phase digital controller with PMBus interface; supports higher max current (240A); includes enhanced telemetry and black-box logging. | Designed for next-gen server platforms requiring PMBus compliance, extended fault diagnostics, and system-level power management. | Choose IR35201 for PMBus ecosystems and advanced debug capabilities; ISL6595DRZ-TK remains optimal for I²C-based designs prioritizing simplicity and proven VRD integration. |
Compared with ISL6594A and IR35201, the ISL6595DRZ-TK uniquely combines 6-phase scalability, integrated NVM, and Active Transient Response in an I²C-compatible package-making it ideal for VR10/VR11 desktop and entry-server applications where autonomous configuration and fast load-step response are essential.
Availability
ISL6595DRZ-TK is available at Aetrix Electronics and suitable for Intel VR11.0 core power, AMD CPU regulation, and high-density point-of-load (POL) applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for ISL6595DRZ-TK includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil (now part of Renesas Electronics) is a U.S.-based semiconductor company specializing in high-performance analog and power management ICs for computing, communications, and industrial markets.
The ISL6595DRZ-TK belongs to Intersil's digital multiphase controller product line, designed specifically for high-current, low-voltage CPU core power delivery with emphasis on accuracy, transient response, and system-level configurability.
FAQ
What is the maximum supported switching frequency for the ISL6595DRZ-TK?
The ISL6595DRZ-TK supports a programmable switching frequency range from 100kHz to 2MHz. The actual achievable frequency depends on the number of active phases: frequencies below 300kHz and above 1.5MHz are supported only for certain phase counts (e.g., 2–4 phases). The controller uses an internal 156.25MHz oscillator with programmable dividers to generate the final PWM clock.
Does the ISL6595DRZ-TK require an external EEPROM for configuration storage?
No, the ISL6595DRZ-TK includes internal non-volatile memory (NVM) that stores all user-defined configurations-including PID coefficients, fault masks, calibration data, and VID settings. This enables fully autonomous operation after power-up without requiring external memory or host reprogramming, simplifying system design and reducing BOM count.
How does the ISL6595DRZ-TK achieve superior loadline accuracy?
The ISL6595DRZ-TK achieves superior loadline accuracy through internal factory calibration plus optional power-up calibration that measures and corrects current sense gain/offset errors-including those caused by low-side FET rDS(ON) variation and temperature drift. It also supports programmable current sense temperature compensation to maintain <2% current ADC error across 0°C to +85°C.
Can the ISL6595DRZ-TK be used with both Intel and AMD processors?
Yes, the ISL6595DRZ-TK supports both Intel VR10.x and VR11.0 VID protocols (via VID_SEL pin) and AMD 5-bit and 6-bit VID codes. Its flexible VID decoding, differential voltage sensing, and programmable loadline make it compatible with a wide range of x86 microprocessors requiring precise core voltage regulation.
What fault protection features are implemented in the ISL6595DRZ-TK?
The ISL6595DRZ-TK provides comprehensive fault protection including input undervoltage (IUVP), output over/undervoltage (OOVP/OUVP), per-phase and total output overcurrent, dual-level internal and four-level external temperature limits, NVM configuration failure, and calibration timeout. Faults can be individually masked and reported via FAULT1/FAULT2 outputs or over the I²C interface.
ISL6595DRZ-TK Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Applications:
- Digital Multiphase Controller
- Voltage - Input:
- -
- Voltage - Supply:
- 3V ~ 3.6V
- Current - Supply:
- 100 mA
- Operating Temperature:
- 0°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-QFN (7x7)
ISL6595DRZ-TK FAQ
1.How can I place an order for ISL6595DRZ-TK through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL6595DRZ-TK on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL6595DRZ-TK reliable?
The price and inventory of ISL6595DRZ-TK are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL6595DRZ-TK is usually 5 days.
3.What payment methods are accepted for ISL6595DRZ-TK?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL6595DRZ-TK transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL6595DRZ-TK?
ISL6595DRZ-TK orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL6595DRZ-TK order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL6595DRZ-TK?
For technical support, including ISL6595DRZ-TK datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL6595DRZ-TK requirements.
6.How does Aetrix verify that ISL6595DRZ-TK is sourced from the original manufacturer or authorized distributors?
All ISL6595DRZ-TK products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL6595DRZ-TK meets industry standards.
7.What is the process for return or replacement of ISL6595DRZ-TK?
All ISL6595DRZ-TK units undergo pre-shipment inspection (PSI). If there is an issue with ISL6595DRZ-TK, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL6595DRZ-TK part is unused and in its original packaging.
Return procedure for ISL6595DRZ-TK:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL6595DRZ-TK Tags

-
UC3845AD8TR
Texas Instruments

-
UC2843AD8TR
Texas Instruments

-
LM3880MFX-1AE/NOPB
Texas Instruments

-
LM3880MFX-1AA/NOPB
Texas Instruments

-
INA234AIYBJR
Texas Instruments

-
INA700AYWFR
Texas Instruments

-
LM3880MF-1AE/NOPB
Texas Instruments

-
LM3880MF-1AA/NOPB
Texas Instruments

-
LM3881MM/NOPB
Texas Instruments

-
UCC2802DTR
Texas Instruments

-
NCP4305DMTTWG
onsemi
-
INA237AIDGSR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

