Renesas ISL8088IRZ-TK
- Part No.:
- ISL8088IRZ-TK
- Manufacturer:
- Renesas
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
ISL8088IRZ-TK.pdf
- Description:
- IC REG BUCK ADJ 800MA DL 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,771
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL8088IRZ-TK from Renesas Electronics (formerly Intersil) is a dual-channel synchronous buck DC/DC regulator delivering up to 800mA per channel with 2.25MHz fixed switching frequency, 0.6V reference voltage, and selectable forced PWM or PFM mode. It operates from 2.75V–5.5V input and supports output voltages as low as 0.6V - ideal for powering microcontrollers, FPGAs, and Li-ion battery-powered portable instrumentation.
For engineers reviewing the ISL8088IRZ-TK datasheet, ISL8088IRZ-TK pinout, ISL8088IRZ-TK application, or ISL8088IRZ-TK equivalent, key selection criteria include its 30µA light-load quiescent current in PFM mode, 100% duty cycle capability for ultra-low dropout, integrated soft-start and output discharge, and 1ms Power-Good monitoring of both outputs.
Technical Context
The ISL8088IRZ-TK employs current-mode control architecture with internal slope compensation and transconductance error amplifiers per channel, enabling fast transient response and stable loop behavior across load and line variations. Its dual in-phase channels share a single oscillator but support independent enable (EN1/EN2) and feedback (FB1/FB2) networks.
It integrates high-side and low-side MOSFETs with typical 180mΩ RDS(on) for both P- and N-channel devices at VIN = 5.5V, and features zero-cross detection for skip-mode entry, thermal shutdown at 150°C, and undervoltage lockout (UVLO) with 2.75V rising threshold.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current (per channel) | 800mA continuous - supports compact POL designs for FPGA core and I/O rails without external current boosting. |
| Switching Frequency | 2.25MHz (typical), adjustable up to 4MHz via SYNC pin - enables use of 2.2µH inductors and small ceramic capacitors to minimize PCB area. |
| Feedback Reference Voltage | 0.6V ±10mV - allows precise output regulation down to 0.6V with standard resistor dividers; supports pre-biased start-up. |
| Quiescent Current (PFM mode) | 30µA total for both channels - extends battery life in always-on sensor nodes and handheld devices during standby. |
| Power-Good Delay | 1ms fixed delay on PG pin - provides reliable power sequencing confirmation for µC/FPGA reset assertion after stable VOUT1 & VOUT2. |
| Duty Cycle Range | 0–100% - maintains regulation under deep input droop (e.g., single Li+ cell discharging to 2.75V) without dropout-induced brownout. |
| Thermal Shutdown Threshold | 150°C with 25°C hysteresis - protects against sustained overload or poor heatsinking while allowing automatic recovery at 130°C. |
Pinout & Package
ISL8088IRZ-TK is housed in a thermally enhanced 3mm × 3mm, 10-lead DFN package (L10.3x3C) with exposed pad (PD) requiring connection to PGND for optimal electrical performance and thermal dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| FB1 / FB2 | Channel 1 / Channel 2 feedback input | Negative input to transconductance error amplifier; sets output voltage via external resistor divider; used by UVLO and PG monitoring circuits. |
| EN1 / EN2 | Channel 1 / Channel 2 enable input | Active-high logic control; enables output and initiates soft-start when high; discharges output capacitor when low. |
| VIN | Main input supply | 2.75V–5.5V input rail; requires 10µF ceramic decoupling to PGND; powers internal bias circuitry and gate drivers. |
| LX1 / LX2 | Channel 1 / Channel 2 switch node | Connection point to inductor; carries high di/dt switching current; must be routed with minimal loop area to reduce EMI. |
| SYNC | Mode selection & synchronization input | Logic-level pin: low = forced PWM, high = PFM, external clock edge-triggered = sync up to 4MHz; no floating allowed. |
| PG | Power-Good open-drain output | 1ms-delayed active-low signal indicating both outputs are within ±8% regulation; includes internal 1MΩ pull-up. |
| NC | No-connect terminal | Internally unused; recommended to connect to exposed pad (PD) for mechanical stability and thermal conduction. |
Key Features
| Feature | Design Value |
|---|---|
| Internal digital soft-start | 2ms ramp time - limits inrush current during startup; prevents output overshoot and input rail sag in multi-rail systems. |
| Soft-stop output discharge | 100Ω internal discharge switch - safely bleeds stored energy from output capacitors during shutdown, preventing backfeed or latch-up. |
| Selectably optimized efficiency modes | Forced PWM (low-noise, fixed-frequency) or auto PFM (30µA IQ, >85% efficiency at 10mA load) - adapts to dynamic load profiles. |
| Pre-biased output start-up | Supports powered-up downstream loads - avoids reverse current flow during enable, critical for hot-swap and modular power systems. |
| Overcurrent protection | Peak current limit of 1.2A (typ) per channel with cycle-by-cycle limiting - protects MOSFETs and inductors during short-circuit events. |
Applications
| Microcontroller Core Power | FPGA I/O Bank Supply |
|---|---|
|
Use Scenario: Providing clean, sequenced 1.2V/800mA and 2.5V/800mA rails to an ARM-based MCU with multiple peripherals and real-time constraints. IC Role / Device Role / Timing Role: Dual-output POL regulator delivering tightly regulated, low-noise core and I/O supplies with independent enable control and synchronized soft-start. Use Value: Eliminates need for two discrete regulators; 1ms PG ensures deterministic reset timing; 2.25MHz operation reduces filter component size by >50% vs. 500kHz solutions. |
Use Scenario: Powering configurable I/O banks on Xilinx Artix-7 FPGA where voltage flexibility (1.8V/2.5V/3.3V) and fast transient response are required. IC Role / Device Role / Timing Role: Dual-channel buck converter supporting independent output programming via FB1/FB2 resistive dividers and fast load-step recovery. Use Value: Achieves <±1% load regulation across 0–800mA; PFM mode extends battery runtime in portable test equipment; SYNC pin enables noise-sensitive system clock alignment. |
| Li-ion Powered Barcode Scanner | Ruggedized Industrial Sensor Node |
|
Use Scenario: Compact handheld scanner operating from single-cell Li-ion (2.75–4.2V) with burst-mode imaging and Bluetooth LE transmission. IC Role / Device Role / Timing Role: Primary DC/DC converter generating 3.3V logic and 1.8V sensor interface rails with ultra-low quiescent current during sleep intervals. Use Value: 30µA PFM IQ enables >1-year shelf life on 500mAh battery; 100% duty cycle sustains operation down to 2.75V cell voltage; soft-discharge prevents false wake-ups. |
Use Scenario: Wireless vibration sensor deployed in factory-floor environments with wide ambient temperature range (−40°C to +85°C) and intermittent data transmission. IC Role / Device Role / Timing Role: Robust dual-output regulator supplying 1.8V MCU and 3.3V RF transceiver, featuring thermal shutdown and UVLO for unattended operation. Use Value: Guaranteed operation over full industrial temp range; 150°C thermal shutdown with hysteresis prevents thermal runaway; PG signal validates power integrity before sensor sampling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62150ARGTR | Single-channel 1A buck; 2.5V–6V input; 3MHz switching; no PFM mode; no dual outputs. | Requires two ICs to match ISL8088IRZ-TK's dual-rail capability; lacks integrated PG and soft-discharge. | Choose when higher per-channel current (1A) and tighter input range tolerance are prioritized over integration and low-IQ operation. |
| RTQ2132BGQW | Dual 3A buck; 2.7V–18V input; 500kHz–2.2MHz programmable frequency; 25µA IQ in ultralight-load mode. | Higher current and wider input range; larger 4mm×4mm QFN package; no 100% duty cycle; different pinout and enable logic. | Choose for industrial applications needing higher output current or extended input voltage range, accepting larger footprint and layout redesign. |
Compared with TPS62150ARGTR and RTQ2132BGQW, the ISL8088IRZ-TK uniquely balances dual-channel integration, 30µA PFM IQ, 100% duty cycle, and 3×3mm DFN packaging - making it optimal for space-constrained, battery-sensitive dual-rail systems where board area and standby power are critical.
Availability
ISL8088IRZ-TK is available at Aetrix Electronics and suitable for DC/DC POL modules, µC/FPGA power delivery, and Li-ion battery-powered portable instrumentation requiring stable component supply and long-term production continuity.
Supply support for ISL8088IRZ-TK includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded design innovation, with origins in Intersil's high-performance analog and power management portfolio.
The ISL8088IRZ-TK belongs to Renesas' precision dual-output DC/DC regulator product line, engineered specifically for space- and power-constrained portable and industrial applications demanding high efficiency, fast transient response, and robust fault protection.
FAQ
What is the minimum input voltage required for the ISL8088IRZ-TK to operate?
The ISL8088IRZ-TK has an undervoltage lockout (UVLO) rising threshold of 2.75V. It will not begin regulation until VIN reaches this level, ensuring stable startup from single Li+ cells or regulated 3.3V sources. Below 2.75V, the device remains disabled and draws only 6.5µA shutdown current.
Does the ISL8088IRZ-TK support pre-biased output start-up?
Yes, the ISL8088IRZ-TK supports pre-biased output start-up in forced PWM mode. This allows safe activation when the output capacitor is already charged - essential for hot-swap applications and systems with backup supplies. The internal control logic prevents reverse current flow during enable transition.
How does the Power-Good (PG) pin function on the ISL8088IRZ-TK?
The PG pin on the ISL8088IRZ-TK is an open-drain output that goes high (via internal 1MΩ pull-up) only after both VOUT1 and VOUT2 reach and remain within ±8% of their nominal values for 1ms. If either channel is disabled, PG monitors only the active channel(s), providing accurate power status for system sequencing.
What is the purpose of the NC pin on the ISL8088IRZ-TK?
The NC pin (Pin 5) on the ISL8088IRZ-TK is not internally connected but is recommended to be tied to the exposed pad (PD) for mechanical reinforcement and improved thermal conduction to the PCB ground plane. Leaving it floating may compromise thermal performance and solder joint reliability.
Can the ISL8088IRZ-TK synchronize to an external clock, and what is the supported range?
Yes, the ISL8088IRZ-TK accepts an external clock signal on the SYNC pin, triggered by the falling edge. It supports synchronization from 2.7MHz up to 4MHz - enabling noise-sensitive systems to align switching frequencies away from critical bands or avoid beat frequencies with other converters on the same board.
ISL8088IRZ-TK Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 2.75V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 800mA
- Frequency - Switching:
- 2.25MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
ISL8088IRZ-TK FAQ
1.How can I place an order for ISL8088IRZ-TK through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL8088IRZ-TK on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL8088IRZ-TK reliable?
The price and inventory of ISL8088IRZ-TK are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL8088IRZ-TK is usually 5 days.
3.What payment methods are accepted for ISL8088IRZ-TK?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL8088IRZ-TK transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL8088IRZ-TK?
ISL8088IRZ-TK orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL8088IRZ-TK order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL8088IRZ-TK?
For technical support, including ISL8088IRZ-TK datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL8088IRZ-TK requirements.
6.How does Aetrix verify that ISL8088IRZ-TK is sourced from the original manufacturer or authorized distributors?
All ISL8088IRZ-TK products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL8088IRZ-TK meets industry standards.
7.What is the process for return or replacement of ISL8088IRZ-TK?
All ISL8088IRZ-TK units undergo pre-shipment inspection (PSI). If there is an issue with ISL8088IRZ-TK, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL8088IRZ-TK part is unused and in its original packaging.
Return procedure for ISL8088IRZ-TK:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL8088IRZ-TK Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

