Renesas ISL8112IRZ
- Part No.:
- ISL8112IRZ
- Manufacturer:
- Renesas
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
ISL8112IRZ.pdf
- Description:
- IC REG DL BCK/LNR SYNC ADJ 32QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,050
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL8112IRZ from Renesas Electronics (formerly Intersil) is a dual-output synchronous buck controller with integrated 2A gate drivers, designed for high-efficiency power conversion in battery-powered systems. It delivers two independently configurable SMPS outputs (0.7–5.5V and 0–5V), a selectable 3.3V/5V LDO regulator, constant on-time control with 100ns load-step response, and ultrasonic pulse-skipping mode to eliminate audible noise - enabling use in DDR memory supplies and portable Li+-battery devices.
For engineers reviewing the ISL8112IRZ datasheet, ISL8112IRZ pinout, ISL8112IRZ application, or ISL8112IRZ equivalent, key selection considerations include its dual adjustable/fixed output capability, 5.5–25V input range, 32-pin QFN package with exposed thermal pad, ±1.5% output voltage accuracy, and support for sequencing, PGOOD monitoring, and thermal shutdown in compact POL designs.
Technical Context
The ISL8112IRZ implements a constant on-time PWM architecture with input voltage feed-forward, eliminating sense resistors while maintaining ~400kHz nominal switching frequency and delivering 100ns transient response. Its dual controllers operate independently with separate enable, soft-start, current-limit, and PGOOD signals - supporting flexible power-up sequencing and fault isolation between rails.
It integrates an adjustable LDO (0.7–4.5V, 100mA continuous / 200mA switched-over), automatic bootstrap switchover to BYP, dual precision references (2.0V ±1.0%, 3.3V ±2.0%), and programmable operating modes (PWM, skip, ultrasonic skip) to optimize efficiency across light-to-heavy loads without compromising EMI performance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 5.5V to 25V - supports wide-input industrial and multi-cell Li+ battery systems without external pre-regulation. |
| SMPS1 Output Range | 0.7V to 5.5V (±1.5%) - covers DDR1/2/3 VDDQ, core logic, and I/O supply requirements with tight regulation. |
| SMPS2 Output Range | 0V to 2.5V (direct sensing) or up to 5V (resistor divider) - enables tracking, low-voltage analog rails, and dynamic voltage scaling. |
| LDO Output | 3.3V/5V fixed or 0.7–4.5V adjustable (±1.5%), 100mA continuous - powers auxiliary circuitry with low-noise linear regulation. |
| Switching Frequency | Selectable: 200/300kHz, 400/300kHz, or 400/500kHz per channel - balances efficiency, size, and EMI in system-level design. |
| Light-Load Efficiency | Ultrasonic pulse-skipping mode maintains >25kHz operation - eliminates audible coil whine in portable applications. |
| Quiescent Power | 5mW typical - extends battery runtime in always-on or standby states of mobile and embedded systems. |
Pinout & Package
ISL8112IRZ is housed in a 32-lead, 5mm × 5mm QFN package (L32.5x5B) with exposed thermal pad for enhanced power dissipation. The RoHS-compliant, Pb-free construction meets IPC/JEDEC J-STD-020 reflow standards.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VSEN1 / VSEN2 | SMPS output voltage sense inputs | Direct feedback for regulation; support fixed (1.05V/1.5V/3.3V/5V) or adjustable (0.7–5.5V) outputs via resistor dividers. |
| UG1/UG2, LG1/LG2 | High-side and low-side MOSFET gate drivers | Integrated 2A UG sink/source and 1.7A/3.3A LG drive - eliminates need for external driver stages in high-current buck designs. |
| PGOOD1 / PGOOD2 | Open-drain power-good status outputs | Independent monitoring of each SMPS rail with ±9% threshold hysteresis - enables safe sequencing and fault reporting. |
| EN1 / EN2 / EN_LDO | Independent enable inputs | Per-rail control allows staggered startup, dynamic power gating, and LDO activation only when needed. |
| BYP / LDOREF | LDO bootstrap and reference inputs | Enable automatic switchover from internal LDO to external BYP rail (3.3V or 5V) - reduces heat and improves efficiency at higher loads. |
Key Features
| Feature | Design Value |
|---|---|
| Dual constant on-time PWM controllers | Enables fast transient response (100ns) and stable regulation without current-sense resistors - reducing BOM count and board area. |
| Programmable ultrasonic skip mode | Maintains switching frequency above 25kHz under light load - prevents audible noise in handheld and medical devices. |
| Independent digital soft-start & soft-stop | 1.7ms ramp time with pre-biased output support - avoids inrush current and negative voltage spikes during startup/shutdown. |
| Temperature-compensated rDS(ON) current sensing | Eliminates external current-sense resistors while maintaining accurate overcurrent protection across -40°C to +100°C. |
| Integrated 3.3V/2.0V precision references | ±2.0% (3.3V) and ±1.0% (2.0V) accuracy - supports accurate feedback and external circuit biasing without additional references. |
Applications
| DDR Memory Power Supply | Li+-Battery Portable Device |
|---|---|
Use Scenario: Providing tightly regulated 1.5V/1.05V dual-rail power for DDR2/DDR3 memory subsystems in notebooks and embedded systems. IC Role / Device Role / Timing Role: Dual synchronous buck controller generating independent, sequenced VDD/VDDQ rails with PGOOD coordination and soft-start. Use Value: ±1.5% output accuracy and 100ns load-step response ensure stable memory operation during burst accesses and clock transitions. | Use Scenario: Power management for 3- or 4-cell Li+ battery-powered PDAs, smartphones, and handheld test equipment. IC Role / Device Role / Timing Role: Main power supply controller delivering multiple logic and analog rails from wide-input battery source with ultra-low quiescent power. Use Value: 5mW quiescent dissipation and ultrasonic skip mode extend battery life while eliminating audible noise during standby. |
| Telecom Point-of-Load | Industrial Embedded System |
Use Scenario: Compact, high-efficiency POL converter for FPGA I/O banks, transceivers, and SERDES supplies in telecom line cards. IC Role / Device Role / Timing Role: Dual-output controller with adjustable frequency and independent enable/PGOOD - supports dynamic voltage scaling and hot-swap compliance. Use Value: Selectable 200–500kHz frequencies allow optimization for small magnetics; 32-pin QFN enables dense layout in space-constrained modules. | Use Scenario: Centralized power management for industrial PLCs, motor drives, and sensor nodes requiring robust, thermally efficient DC-DC conversion. IC Role / Device Role / Timing Role: Dual buck controller with thermal shutdown, overvoltage/undervoltage protection, and -40°C to +100°C operation - suited for harsh environments. Use Value: Integrated fault detection and 150°C thermal shutdown prevent field failures; exposed pad enhances reliability under sustained load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL8113IRZ | Same family; adds integrated MOSFETs (30V/6A high-side, 30V/8A low-side) - eliminates external FETs but increases thermal load. | Targeted at lower-power, space-constrained designs where integrated FETs reduce component count and layout complexity. | Choose ISL8113IRZ if board area is critical and output currents ≤6A; ISL8112IRZ remains preferred for higher-current, thermally optimized discrete-FET solutions. |
| TPS54620RGYT | TI dual-channel synchronous buck controller; 4.5–17V input, 0.6–5.5V outputs, 2.2MHz max frequency - higher switching frequency, no integrated LDO or ultrasonic skip mode. | Optimized for high-density, high-frequency POL in servers and networking gear; lacks LDO and audible-noise mitigation features. | Choose TPS54620RGYT for compact, high-frequency designs needing faster transient response; ISL8112IRZ better suits battery-powered or noise-sensitive applications. |
Compared with ISL8112IRZ, ISL8113IRZ integrates power FETs for smaller footprint but sacrifices thermal headroom, while TPS54620RGYT offers higher frequency and tighter voltage tolerance but omits the LDO, ultrasonic skip, and wide-input flexibility critical for portable systems.
Availability
ISL8112IRZ is available at Aetrix Electronics and suitable for DDR memory power supplies, Li+-battery portable devices, and telecom point-of-load applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for ISL8112IRZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics acquired Intersil in 2017 and continues to support its high-performance analog and power management portfolio.
The ISL8112IRZ belongs to Renesas' legacy Intersil high-efficiency power controller product line, engineered specifically for battery-powered and POL applications demanding wide-input operation, light-load efficiency, and minimal external components.
FAQ
What is the maximum output current capability of the ISL8112IRZ?
The ISL8112IRZ itself does not deliver output current directly - it is a controller IC driving external MOSFETs. Its integrated gate drivers support up to 2A peak high-side and 3.3A peak low-side drive, enabling designs delivering ≥10A per channel with appropriate discrete FETs and layout. The datasheet confirms compatibility with high-current applications like DDR3 (15A in Figure 19) and telecom POL systems.
Does the ISL8112IRZ support power sequencing between its two outputs?
Yes, the ISL8112IRZ supports controlled power sequencing via independent EN1/EN2 inputs and delay-start capability. Connecting EN2 to VREF1 causes SMPS2 to start only after SMPS1 reaches regulation, and vice versa. Combined with independent PGOOD1/PGOOD2 signals and digital soft-start, this enables robust, customizable rail sequencing for complex SoC or FPGA power domains.
Can the ISL8112IRZ operate with a 3.3V input supply?
No - the ISL8112IRZ requires a minimum VIN of 4.5V when the LDO is active and 5.5V for full SMPS operation. Its absolute minimum VIN rating is 4.5V (per Absolute Ratings table), but functional operation across temperature and load requires ≥5.5V. For 3.3V-input systems, a pre-regulator or alternative controller such as the ISL8113IRZ (with integrated FETs and lower VIN capability) should be considered.
How does the ultrasonic skip mode function in the ISL8112IRZ?
The ISL8112IRZ enters ultrasonic skip mode when MODE is tied to VREF1 or left floating. In this mode, pulse-skipping occurs while maintaining a minimum switching frequency of 25kHz (typical 37kHz), preventing audible noise from inductor vibration. This differs from standard skip mode (which can drop below 20kHz) and fixed-frequency PWM mode - offering optimal light-load efficiency without acoustic interference.
What is the role of the BYP pin in the ISL8112IRZ?
The BYP pin enables automatic LDO switchover: when LDOREF is set to GND (5V mode) and BYP exceeds 4.63V, or when LDOREF is set to VCC (3.3V mode) and BYP exceeds 3.0V, the internal LDO shuts down and the LDO pin connects directly to BYP via a low-RDS(on) switch (0.7Ω or 1.5Ω). This reduces conduction loss and thermal stress during high-current operation while maintaining clean, low-noise output.
ISL8112IRZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- Adjustable
- Voltage/Current - Output 1:
- Controller
- Voltage/Current - Output 2:
- 0.7V ~ 4.5V, 200mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 4.5V ~ 25V
- Operating Temperature:
- -40°C ~ 100°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-QFN (5x5)
ISL8112IRZ FAQ
1.How can I place an order for ISL8112IRZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL8112IRZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL8112IRZ reliable?
The price and inventory of ISL8112IRZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL8112IRZ is usually 5 days.
3.What payment methods are accepted for ISL8112IRZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL8112IRZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL8112IRZ?
ISL8112IRZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL8112IRZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL8112IRZ?
For technical support, including ISL8112IRZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL8112IRZ requirements.
6.How does Aetrix verify that ISL8112IRZ is sourced from the original manufacturer or authorized distributors?
All ISL8112IRZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL8112IRZ meets industry standards.
7.What is the process for return or replacement of ISL8112IRZ?
All ISL8112IRZ units undergo pre-shipment inspection (PSI). If there is an issue with ISL8112IRZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL8112IRZ part is unused and in its original packaging.
Return procedure for ISL8112IRZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL8112IRZ Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

