My Inquiry
My Account
Renesas ISL84053IAZ-T
- Part No.:
- ISL84053IAZ-T
- Manufacturer:
- Renesas
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
ISL84053IAZ-T.pdf
- Description:
- IC SWITCH SPDT X 3 100OHM 16QSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,636
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL84053IAZ-T from Intersil is a triple single-pole/double-throw (SPDT) analog switch configured for 2-to-1 multiplexing, operating from single +2V to +12V or dual ±2V to ±6V supplies. It delivers 60Ω typical ON-resistance at ±5V, 90ns/60ns turn-on/turn-off times at +5V, <6Ω rON matching between channels, and 2pC charge injection - enabling precision signal routing in portable medical ultrasound front-ends and high-speed data acquisition systems.
For engineers reviewing the ISL84053IAZ-T datasheet, ISL84053IAZ-T pinout, ISL84053IAZ-T application, or ISL84053IAZ-T equivalent, this page provides verified specifications, package mapping to 16-lead QSOP, triple SPDT functional context, and validated alternatives for rail-to-rail analog switching in low-voltage, low-leakage designs.
Technical Context
The ISL84053IAZ-T implements three independent SPDT switches with break-before-make timing (≤30ns at +5V), each controlled by dedicated address inputs (ADDA, ADDB, ADDC) and a global inhibit (INH) pin that simultaneously opens all paths. Its CMOS architecture supports rail-to-rail analog signal handling across the full supply range.
Digital inputs feature TTL/CMOS-compatible thresholds (0.8V low, 2.4V high) referenced to V+ and GND, while internal level shifters translate logic states to drive analog switch gates across V+ and V− rails - ensuring consistent switching behavior under single- or dual-supply operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Configuration | Triple SPDT analog switch - enables three independent 2:1 signal selections per device |
| ON-resistance (rON) | 60Ω max at ±5V supply - ensures minimal signal attenuation in precision gain-switching networks |
| rON matching | <6Ω between channels - critical for matched-path applications like differential signal routing |
| Switching time (tON/tOFF) | 90ns/60ns at +5V - supports high-speed multiplexing up to ~5 MHz without significant settling delay |
| Charge injection | 2pC typical - minimizes voltage glitch in sample-and-hold and integrator reset circuits |
| Off-leakage current | 5nA max at +85°C with ±5V supply - preserves accuracy in high-impedance sensor interfaces |
| Analog signal range | Rail-to-rail (0V to V+ or V− to V+) - allows full dynamic range utilization in single- and dual-supply systems |
Pinout & Package
ISL84053IAZ-T is housed in a 16-lead QSOP package (Pb-free, RoHS compliant), with 0.65mm lead pitch and JEDEC MO-137AC footprint. Pin 1 is marked with a dot; pin 16 is V+, pin 7 is V−, and pin 8 is GND.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V+ | Positive power supply input | Drives analog switch gates and internal logic; sets upper analog signal limit |
| V− | Negative power supply input | Drives analog switch gates; connects to GND for single-supply operation |
| GND | Ground reference | Reference for digital inputs and internal level shifters; no analog signal path connection |
| INH | Inhibit control input | Active-high global disable: drives all switches open when pulled to V+ |
| ADDA, ADDB, ADDC | Address select inputs | Binary-coded control for each SPDT: ADDA selects NOA/NCA, ADDB selects NOB/NCB, ADDC selects NOC/NCC |
| COMA, COMB, COMC | Common terminals | Center pins of each SPDT - connected to selected NOx or NCx based on address state |
| NOA, NOB, NOC | Normally-open terminals | Connected to respective COMx only when corresponding ADDx = 1 |
| NCA, NCB, NCC | Normally-closed terminals | Connected to respective COMx only when corresponding ADDx = 0 |
Key Features
| Feature | Design Value |
|---|---|
| Triple SPDT topology | Enables three independent 2:1 analog selections in one IC - reduces board space vs discrete solutions |
| Break-before-make switching | Guaranteed ≤30ns tBBM at +5V - prevents momentary shorting during channel transitions |
| Low charge injection (2pC) | Minimizes output voltage step in sample-and-hold and integrator reset applications |
| Single/dual supply flexibility | +2V to +12V or ±2V to ±6V operation - supports battery-powered portables and industrial bipolar systems |
| TTL/CMOS logic compatibility | 0.8V/2.4V thresholds over 2.7V–10V V+ range - interoperable with 3.3V and 5V microcontrollers without level shifters |
Applications
| Portable Medical Ultrasound | High-Speed Data Acquisition |
|---|---|
|
Use Scenario: Multiplexing multiple transducer channel signals into a shared ADC front-end within handheld ultrasound probes. IC Role / Device Role / Timing Role: Triple SPDT switch routes analog echo return signals from three transducer pairs to common receive amplifiers and filters. Use Value: 60Ω rON and <6Ω matching preserve amplitude fidelity across channels; 2pC charge injection avoids baseline shift in time-gain compensation stages. |
Use Scenario: Selecting between calibration references and sensor inputs in multi-channel industrial DAQ modules. IC Role / Device Role / Timing Role: Independent SPDTs isolate reference voltage sources from measurement paths during auto-calibration cycles. Use Value: 5nA max off-leakage at +85°C prevents drift in high-impedance reference dividers; 90ns tON enables sub-10MHz sampling rates. |
| Audio Signal Routing | Operational Amplifier Gain Switching |
|
Use Scenario: Dynamic selection of microphone inputs or line-level sources in professional audio mixers with DSP-based routing. IC Role / Device Role / Timing Role: Each SPDT toggles between two analog audio paths (e.g., mic preamp output vs line-in) before summing amplifiers. Use Value: Rail-to-rail signal handling supports ±5V audio swing; <90dB crosstalk at 100kHz prevents audible inter-channel bleed. |
Use Scenario: Configuring programmable gain in instrumentation amplifiers used for strain gauge or thermocouple readouts. IC Role / Device Role / Timing Role: SPDTs switch feedback resistors in op-amp configurations to set discrete gain values (e.g., ×1, ×10, ×100). Use Value: 60Ω rON adds negligible error to precision resistor networks; break-before-make prevents gain glitches during reconfiguration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4583ESE+ | Pin-compatible triple SPDT; 100Ω rON at ±5V (vs 60Ω); 125ns/85ns tON/tOFF at +5V | Slightly higher rON and slower switching - acceptable where leakage & speed margins allow | Select MAX4583ESE+ if legacy design uses Maxim footprints and 100Ω rON meets system SNR requirements |
| 74HC4053PW,118 | CMOS triple SPDT; 120Ω rON at +4.5V; no dual-supply support; 200ns/150ns tON/tOFF | Single-supply only; higher leakage (>100nA at +85°C); no break-before-make guarantee | Choose 74HC4053PW,118 for cost-sensitive, non-critical 3.3V/5V logic-level routing where precision timing isn't required |
Compared with MAX4583ESE+ and 74HC4053PW,118, the ISL84053IAZ-T offers superior rON, faster switching, guaranteed break-before-make, and true dual-supply operation - making it optimal for high-fidelity, low-drift analog signal paths in portable and medical equipment.
Availability
ISL84053IAZ-T is available at Aetrix Electronics and suitable for portable medical ultrasound, high-speed data acquisition, audio signal routing, and operational amplifier gain switching applications requiring stable component supply and long-term industrial availability.
Supply support for ISL84053IAZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation is a U.S.-based designer of high-performance analog semiconductors, specializing in power management and precision signal processing for portable, medical, and industrial markets.
The ISL84053IAZ-T belongs to Intersil's low-voltage analog switch family, engineered for rail-to-rail operation, ultra-low leakage, and fast switching in battery-powered and high-reliability systems.
FAQ
What supply voltage ranges does the ISL84053IAZ-T support?
The ISL84053IAZ-T operates from a single +2V to +12V supply or dual ±2V to ±6V supplies. At +5V, it achieves 125Ω typical ON-resistance; at ±5V, rON drops to 60Ω. The absolute maximum rating is 15V between V+ and V−, providing margin for transient spikes. Supply sequencing requires V+ and V− to be applied before analog or digital signals to avoid ESD diode conduction.
How does the ISL84053IAZ-T handle analog signal levels relative to its supplies?
The ISL84053IAZ-T supports true rail-to-rail analog signal operation: signals can swing from V− to V+ without clipping. This is enabled by its fully differential CMOS switch architecture, where analog paths are isolated from GND. When V− is tied to GND (single-supply mode), the analog range is 0V to V+. In dual-supply mode, signals may extend to ±Vsupply - critical for AC-coupled audio and sensor interfaces.
What is the function of the INH pin on the ISL84053IAZ-T?
The INH (inhibit) pin is a global enable/disable control for all three SPDT switches. When INH is pulled low (≤0.8V), switches operate normally per ADDA/ADDB/ADDC states. When INH is driven high (≥2.4V), all switches open simultaneously - disconnecting COMA/COMB/COMC from both NOx and NCx terminals. This feature simplifies system-level power-down sequencing and fault isolation in multi-channel systems.
Does the ISL84053IAZ-T provide break-before-make switching, and why does it matter?
Yes, the ISL84053IAZ-T guarantees break-before-make timing - with ≤30ns tBBM at +5V. This prevents momentary shorting between NOx and NCx terminals during address transitions, eliminating signal corruption in gain-switching networks, multiplexed sensor arrays, and any application where simultaneous conduction would cause loading errors or latch-up risk.
Can the ISL84053IAZ-T be used with 3.3V logic controllers?
Yes - the ISL84053IAZ-T's digital inputs are TTL/CMOS compatible with 0.8V low and 2.4V high thresholds, valid over V+ = 2.7V to 10V. When powered from +3.3V, VINH = 2.4V is easily met by standard 3.3V GPIOs, and input current remains below 1µA. No level-shifting circuitry is needed, simplifying interface design with modern microcontrollers and FPGAs.
ISL84053IAZ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Circuit:
- SPDT
- Multiplexer/Demultiplexer Circuit:
- 2:1
- Number of Circuits:
- 3
- On-State Resistance (Max):
- 100Ohm
- Channel-to-Channel Matching (ΔRon):
- 6Ohm (Max)
- Voltage - Supply, Single (V+):
- 2V ~ 12V
- Voltage - Supply, Dual (V±):
- ±2V ~ 6V
- Switch Time (Ton, Toff) (Max):
- 50ns, 40ns
- -3db Bandwidth:
- -
- Charge Injection:
- 2pC
- Channel Capacitance (CS(off), CD(off)):
- 3pF, 9pF
- Current - Leakage (IS(off)) (Max):
- 2pA (Typ)
- Crosstalk:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
ISL84053IAZ-T FAQ
1.How can I place an order for ISL84053IAZ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL84053IAZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL84053IAZ-T reliable?
The price and inventory of ISL84053IAZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL84053IAZ-T is usually 5 days.
3.What payment methods are accepted for ISL84053IAZ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL84053IAZ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL84053IAZ-T?
ISL84053IAZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL84053IAZ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL84053IAZ-T?
For technical support, including ISL84053IAZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL84053IAZ-T requirements.
6.How does Aetrix verify that ISL84053IAZ-T is sourced from the original manufacturer or authorized distributors?
All ISL84053IAZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL84053IAZ-T meets industry standards.
7.What is the process for return or replacement of ISL84053IAZ-T?
All ISL84053IAZ-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL84053IAZ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL84053IAZ-T part is unused and in its original packaging.
Return procedure for ISL84053IAZ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL84053IAZ-T Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
