Renesas ISL90727UIE627Z-TK
- Part No.:
- ISL90727UIE627Z-TK
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 6-TSSOP, SC-88, SOT-363
- Datasheet:
-
ISL90727UIE627Z-TK.pdf
- Description:
- IC DGTL POT 50KOHM 128TAP SC70-6
- Quantity:
- Payment:

- Shipping:

Inventory:2,430
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL90727UIE627Z-TK from Intersil is a volatile, single-channel, 128-tap digitally controlled potentiometer (XDCP™) with I²C interface, 50kΩ total resistance, ±20% tolerance, and SC-70-6 package. It operates from 2.7V to 5.5V, delivers wiper resistance of 85–200Ω at 3.3V, and targets precision analog trimming in sensor signal chains and RF bias networks.
For engineers reviewing the ISL90727UIE627Z-TK datasheet, ISL90727UIE627Z-TK pinout, ISL90727UIE627Z-TK application, or ISL90727UIE627Z-TK equivalent, key selection criteria include I²C address (0x5C), ratiometric tempco (±15 ppm/°C in divider mode), power-on midscale preset (0x40), 500nA standby current, and compatibility with 400kHz I²C bus timing.
Technical Context
The ISL90727UIE627Z-TK implements a 127-element resistor array with CMOS wiper switches controlled by a 7-bit volatile wiper register (WR), enabling monotonic 128-position adjustment between RH and RL terminals. Its I²C slave interface uses open-drain SDA/SCL pins compliant with standard-mode (400kHz) timing, including tLOW ≥1300ns and tHIGH ≥600ns.
It operates exclusively in volatile mode: wiper position resets to 0x40 (midscale) on power-up, with no non-volatile storage. DCP terminal voltage range (2.7V–5.5V), ±45 ppm/°C rheostat tempco, and 5mW per-terminal power rating define its safe analog operating envelope under DC or low-frequency AC conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total Resistance (RTOTAL) | 50kΩ - fixed value for this variant; sets full-scale gain/attenuation range in voltage divider or rheostat configurations. |
| Wiper Tap Points | 128 - provides 7-bit resolution (0x00 to 0x7F); enables fine-grained analog tuning with 1 LSB ≈ 0.78% of RTOTAL. |
| I²C Address | 0x5C (7-bit) - unique slave address; avoids conflict with ISL90728 (0x7C) in multi-device I²C systems. |
| Supply Current (Active) | 200µA max - enables low-power operation in battery-backed or energy-sensitive analog front-ends. |
| Standby Current | 500nA max - allows near-zero quiescent draw during I²C idle periods without losing wiper state volatility. |
| Ratiometric Tempco | ±15 ppm/°C - ensures stable voltage division ratio over -40°C to +85°C, critical for sensor offset/bridge calibration. |
| Power-on Default | Midscale (0x40) - guarantees known initial resistance ratio (≈25kΩ RH–RW / 25kΩ RW–RL) at system startup. |
Pinout & Package
ISL90727UIE627Z-TK is housed in a Pb-free 6-lead SC-70 package (JEDEC MO-203AB, Intersil P6.049), measuring 2.15mm × 1.35mm × 0.90mm (max height), with gull-wing leads and pin 1 marked by index area.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VDD) | Positive supply input | Accepts 2.7V–5.5V; powers internal logic and resistor array; decoupling capacitor required near pin. |
| 2 (GND) | Ground reference | Common return for VDD, DCP terminals (RL tied internally), and I²C interface; must be low-impedance. |
| 3 (SCL) | I²C clock input | Open-drain; requires external pull-up; controls timing of all I²C transactions (min tLOW = 1300ns). |
| 4 (SDA) | I²C bidirectional data | Open-drain; shares bus with other slaves; supports read/write of wiper register via 0x5C address. |
| 5 (RW) | Wiper terminal | Output node of resistor ladder; resistance to RL varies 0–50kΩ; max current ±6mA; connects to feedback/control point. |
| 6 (RH) | High terminal | Fixed end of resistor array; connects to VDD or high-side reference; forms upper leg of voltage divider. |
Key Features
| Feature | Design Value |
|---|---|
| Volatile XDCP architecture | 7-bit wiper register resets to 0x40 at power-up-ensures repeatable startup behavior without NVM wear-out concerns. |
| I²C-compatible interface | Standard-mode (400kHz) support with ACK/NACK protocol-enables direct connection to microcontroller GPIOs without level-shifting. |
| Low ratiometric temperature coefficient | ±15 ppm/°C in voltage-divider mode-maintains precise attenuation ratio across industrial temperature range (-40°C to +85°C). |
| Low-power CMOS design | 200µA active / 500nA standby current-reduces system-level power budget impact in always-on analog subsystems. |
| Robust DCP terminal ratings | ±6mA max wiper current, 5mW per-terminal power dissipation-supports moderate-signal trimming without derating. |
Applications
| Pressure Sensor Transducer Calibration | RF Power Amplifier Bias Control |
|---|---|
|
Use Scenario: Trimming bridge offset in piezoresistive pressure sensors to null zero-pressure output drift over temperature. IC Role / Device Role / Timing Role: Voltage divider configured between sensor excitation rail (RH) and GND (RL), with RW feeding instrumentation amplifier reference input. Use Value: ±15 ppm/°C ratiometric tempco ensures offset null remains stable across -40°C to +85°C, eliminating recalibration cycles. |
Use Scenario: Dynamically adjusting gate bias voltage of GaAs FETs in cellular base station PA stages to maintain linearity and efficiency. IC Role / Device Role / Timing Role: Rheostat mode (RW–RH) sets current-limiting resistance in bias network; updated via I²C during PA power ramp-up/down. Use Value: 128-tap resolution enables <10mV step control of VGS, supporting precise Class AB to Class A transition without discrete resistor changes. |
| LCD Contrast Adjustment | Optical Sensor Gain Scaling |
|
Use Scenario: User-adjustable contrast control in industrial HMI displays using analog voltage input to LCD driver IC. IC Role / Device Role / Timing Role: Voltage divider (RH = VCC, RL = GND, RW → driver VCON pin) delivering 0–VCC adjustable reference. Use Value: 50kΩ RTOTAL matches typical LCD driver input impedance, minimizing loading error while enabling smooth 128-step user interface response. |
Use Scenario: Scaling photodiode transimpedance amplifier gain in optical smoke detectors to compensate for lens contamination over time. IC Role / Device Role / Timing Role: Rheostat (RW–RL) placed in op-amp feedback path; wiper position adjusted periodically by MCU to restore baseline output. Use Value: 45 ppm/°C rheostat tempco limits gain drift to <0.4% over operating range, preserving detection threshold accuracy without thermal compensation firmware. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5170BRJZ-50-R7 | Non-volatile EEPROM storage; 256-tap resolution; SPI interface; 50kΩ RTOTAL; ±30% tolerance. | Supports power-loss retention of last wiper setting; lacks I²C compatibility and ratiometric tempco spec. | Choose when persistent wiper position is mandatory and SPI is available; avoid if I²C bus sharing or tempco-critical trimming is required. |
| MCP4017T-503E/OT | Volatile design; 64-tap resolution; I²C interface; 50kΩ RTOTAL; ±20% tolerance; 100µA active current. | Lower resolution (64 vs. 128 taps); higher wiper resistance (120Ω typ); no published ratiometric tempco data. | Choose for ultra-low-power (<100µA) applications where 64-step granularity suffices and tempco stability is secondary. |
Compared with AD5170BRJZ-50-R7 and MCP4017T-503E/OT, the ISL90727UIE627Z-TK uniquely balances I²C compatibility, 128-tap resolution, ±15 ppm/°C ratiometric tempco, and midscale power-on default-making it optimal for industrial sensor calibration and RF bias where repeatability and thermal stability outweigh non-volatility needs.
Availability
ISL90727UIE627Z-TK is available at Aetrix Electronics and suitable for pressure sensor calibration, RF amplifier biasing, LCD contrast control, and optical sensor gain scaling requiring stable component supply across industrial temperature ranges and long production lifecycles.
Supply support for ISL90727UIE627Z-TK includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation (now part of Renesas Electronics) designs high-performance analog and mixed-signal ICs, with expertise in power management, precision analog, and interface solutions for industrial, automotive, and communications markets.
The ISL90727UIE627Z-TK belongs to Intersil's XDCP™ family of digitally controlled potentiometers, engineered specifically for replacing mechanical trimmers in precision analog signal conditioning, sensor calibration, and programmable bias networks.
FAQ
What is the I²C address of the ISL90727UIE627Z-TK and how does it differ from ISL90728?
The ISL90727UIE627Z-TK uses a fixed 7-bit I²C slave address of 0x5C (binary 0101110x). This differs from the ISL90728, which uses 0x7C (0111110x). The distinct addresses allow both devices to coexist on the same I²C bus without conflict, enabling dual-potentiometer systems with independent control. The ISL90727UIE627Z-TK's address is hardwired and not configurable via pins or registers.
Does the ISL90727UIE627Z-TK retain its wiper position after power cycling?
No, the ISL90727UIE627Z-TK is a volatile digital potentiometer: its 7-bit wiper register resets to 0x40 (midscale) each time VDD rises above the power-on reset threshold. It contains no EEPROM or flash memory. This behavior ensures predictable startup conditions but requires the host MCU to reprogram the wiper position post-power-up if a specific setting is needed for system initialization.
What is the maximum allowable voltage across the RH–RL terminals of the ISL90727UIE627Z-TK?
The absolute maximum voltage across RH–RL is limited by the device's DCP pin rating: voltage at any DCP pin (RH, RW, RL) must remain between -0.3V and VCC. Since RL is internally tied to GND, the maximum RH–RL voltage equals VCC, which itself is rated from -0.3V to +7V. However, the recommended operating condition restricts VCC to 2.7V–5.5V, and power dissipation must stay ≤5mW per terminal-so RH–RL voltage should not exceed √(5mW × 50kΩ) ≈ 15.8V, though practical use stays within VCC.
Can the ISL90727UIE627Z-TK be used in rheostat mode with only two terminals?
Yes, the ISL90727UIE627Z-TK supports rheostat configuration using RH and RW (or RW and RL), leaving the third terminal unconnected. In this mode, resistance between RH and RW varies from ~70Ω (wiper at RH) to 50kΩ (wiper at RL), with ±45 ppm/°C typical temperature coefficient. The wiper resistance (85–200Ω at 3.3V) contributes directly to total measured resistance and must be included in circuit calculations.
What is the wiper resistance specification for the ISL90727UIE627Z-TK and why does it matter?
The ISL90727UIE627Z-TK specifies wiper resistance (RW) as 85Ω (min) to 200Ω (max) at VCC = 3.3V and TA = +25°C. This on-resistance adds directly to the effective resistance between RW and either RH or RL, impacting accuracy in precision divider or rheostat applications. For example, at midscale in a 50kΩ divider, RW contributes up to 200Ω error-less than 0.4% of RTOTAL-but becomes significant in sub-1kΩ gain-setting networks.
ISL90727UIE627Z-TK Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 6-TSSOP, SC-88, SOT-363
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Rheostat
- Number of Circuits:
- 1
- Number of Taps:
- 128
- Resistance (Ohms):
- 50k
- Interface:
- I2C
- Memory Type:
- Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±45ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- SC-70-6
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 85
ISL90727UIE627Z-TK FAQ
1.How can I place an order for ISL90727UIE627Z-TK through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL90727UIE627Z-TK on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL90727UIE627Z-TK reliable?
The price and inventory of ISL90727UIE627Z-TK are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL90727UIE627Z-TK is usually 5 days.
3.What payment methods are accepted for ISL90727UIE627Z-TK?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL90727UIE627Z-TK transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL90727UIE627Z-TK?
ISL90727UIE627Z-TK orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL90727UIE627Z-TK order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL90727UIE627Z-TK?
For technical support, including ISL90727UIE627Z-TK datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL90727UIE627Z-TK requirements.
6.How does Aetrix verify that ISL90727UIE627Z-TK is sourced from the original manufacturer or authorized distributors?
All ISL90727UIE627Z-TK products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL90727UIE627Z-TK meets industry standards.
7.What is the process for return or replacement of ISL90727UIE627Z-TK?
All ISL90727UIE627Z-TK units undergo pre-shipment inspection (PSI). If there is an issue with ISL90727UIE627Z-TK, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL90727UIE627Z-TK part is unused and in its original packaging.
Return procedure for ISL90727UIE627Z-TK:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL90727UIE627Z-TK Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

