Renesas ISL90727WIE627Z-TK
- Part No.:
- ISL90727WIE627Z-TK
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 6-TSSOP, SC-88, SOT-363
- Datasheet:
-
ISL90727WIE627Z-TK.pdf
- Description:
- IC DGTL POT 10KOHM 128TAP SC70-6
- Quantity:
- Payment:

- Shipping:

Inventory:12,881
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL90727WIE627Z-TK from Intersil is a volatile 10kΩ digitally controlled potentiometer (XDCP™) with I²C interface, 128-tap resolution, ±45 ppm/°C typical resistance tempco in rheostat mode, and 6-lead SC-70 package - used for precision gain control and sensor offset adjustment in industrial analog signal chains.
For engineers reviewing the ISL90727WIE627Z-TK datasheet, ISL90727WIE627Z-TK pinout, ISL90727WIE627Z-TK application, or ISL90727WIE627Z-TK equivalent, key selection criteria include I²C address (0x5C), wiper resistance (85–200 Ω at VCC = 3.3V), power-on midscale preset (0x40), and DCP terminal voltage range (2.7V to 5.5V).
Technical Context
The ISL90727WIE627Z-TK implements a 127-element resistor array with CMOS wiper switches controlled by a 7-bit volatile wiper register (WR), where WR = 0x00 places RW nearest RL and WR = 0x7F places RW nearest RH. It operates exclusively as an I²C slave device with open-drain SDA/SCL pins and no internal pull-ups.
Its architecture supports both rheostat (RW–RL or RW–RH) and voltage-divider (RH–RL with RW tap) configurations. The wiper position updates within 500 ns after the final SCL falling edge of a write command, and power-up resets WR to 0x40 with a 3 ms delay before I²C interface enters standby.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RTOTAL | 10 kΩ - fixed end-to-end resistance value for this variant; determines full-scale gain/attenuation range. |
| Wiper Resolution | 128 taps (7-bit register) - enables fine-grained analog tuning with 0.78% step resolution across full scale. |
| I²C Address | 0x5C (7-bit) - unique slave address enabling multi-device bus sharing without conflict with ISL90728 (0x7C). |
| Wiper Resistance | 85–200 Ω at VCC = 3.3V - directly impacts insertion loss and loading error in rheostat-mode circuits. |
| Tempco (Rheostat) | ±45 ppm/°C typical - ensures stable resistance over -40°C to +85°C industrial temperature range. |
| Supply Current | 200 µA max active, 500 nA max standby - enables low-power biasing and trimming in battery-backed systems. |
| Power-on State | Wiper preset to 0x40 (64/127) - guarantees known mid-position on power-up, avoiding transient output spikes. |
Pinout & Package
Package: 6-lead SC-70 (Pb-free, RoHS compliant), dimensions per JEDEC MO203AB and EIAJ SC70 standards (D = 1.85–2.15 mm, E = 1.80–2.40 mm).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VDD) | Positive supply input | Accepts 2.7V–5.5V; powers internal logic and resistor array; must be decoupled near pin. |
| 2 (GND) | Circuit ground reference | Common return for VDD, DCP terminals (RL tied internally), and I²C interface; requires low-impedance connection. |
| 3 (SCL) | I²C clock input | Open-drain, requires external pull-up; timing-critical for START/STOP detection and data sampling (tLOW ≥ 1300 ns). |
| 4 (SDA) | I²C bidirectional data line | Open-drain, shared bus node; supports read/write operations; capacitance ≤ 10 pF limits trace length and bus loading. |
| 5 (RW) | Wiper terminal | Output tap point; connects to intermediate node of 127-element array; resistance to RL varies 0–10 kΩ in 78.7 Ω steps. |
| 6 (RH) | High-side DCP terminal | Fixed end of resistor array; used with RW in divider mode or as one end in rheostat mode; not internally connected to VDD. |
Key Features
| Feature | Design Value |
|---|---|
| Volatile digital control | Wiper register loses setting on power cycle - enables dynamic runtime reconfiguration without non-volatile write latency or endurance limits. |
| I²C-compatible interface | Supports standard-mode (100 kHz) and fast-mode (400 kHz) buses; includes ACK handshake and START/STOP protocol compliance. |
| Low tempco performance | ±15 ppm/°C ratiometric tempco in divider mode ensures stable voltage division across temperature without calibration. |
| Low-power operation | 500 nA standby current allows integration into always-on sensor front-ends without significant quiescent drain. |
| Midscale power-on default | Wiper initialized to 64/127 (0x40) - eliminates undefined output state and prevents rail-to-rail transients during system boot. |
Applications
| RF Amplifier Biasing | LCD Brightness Control |
|---|---|
|
Use Scenario: Setting precise DC bias current for GaAs FET or SiGe HBT RF power amplifiers in wireless infrastructure. IC Role / Device Role / Timing Role: Rheostat-mode current-setting element between amplifier VGS node and ground, adjusted via host MCU over I²C. Use Value: Enables factory calibration and field recalibration of PA gain/linearity without mechanical trimmers; 128-step resolution supports <1% bias current tolerance. |
Use Scenario: Adjusting backlight LED current in industrial HMIs and medical display panels operating across wide temperature ranges. IC Role / Device Role / Timing Role: Voltage-divider configuration driving LED driver reference input; wiper position sets brightness level. Use Value: Replaces electro-mechanical potentiometers with superior long-term stability (±45 ppm/°C tempco) and immunity to vibration-induced drift. |
| Sensor Offset Calibration | Transducer Signal Conditioning |
|
Use Scenario: Nulling DC offset in bridge-based pressure or temperature sensor outputs prior to ADC digitization. IC Role / Device Role / Timing Role: Precision rheostat in op-amp feedback path or Wheatstone bridge leg to inject compensating current/voltage. Use Value: Achieves sub-mV offset correction accuracy using 10 kΩ RTOTAL and 85 Ω wiper resistance; volatile control allows auto-zero routines at startup. |
Use Scenario: Fine-tuning gain and zero-point of analog signal paths for optical or chemical sensors in analytical instrumentation. IC Role / Device Role / Timing Role: Programmable gain stage component in instrumentation amplifier configuration, configured as voltage divider feeding op-amp non-inverting input. Use Value: Delivers monotonic 128-step adjustment with ±0.1 LSB DNL, ensuring predictable response across full calibration range without code skips. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5170BRJZ-10-R7 | Non-volatile EEPROM storage; 256-tap resolution; SPI interface; 10 kΩ RTOTAL; higher wiper resistance (120 Ω typ). | Retains wiper position after power loss; suited for systems requiring persistent settings without host MCU intervention. | Select when power-loss retention is mandatory and SPI is preferred over I²C; verify layout compatibility with SOT-23-6 footprint. |
| MCP4017T-103I/OT | Volatile operation; 64-tap resolution; I²C interface; 10 kΩ RTOTAL; lower max supply voltage (5.5V same); no midscale power-on default. | Lacks guaranteed power-on wiper position; requires host initialization before first use; lower resolution reduces fine-tuning granularity. | Select for cost-sensitive designs where 64-step resolution suffices and host firmware can guarantee immediate post-boot register load. |
Compared with ISL90727WIE627Z-TK, AD5170BRJZ-10-R7 adds non-volatility at the cost of slower write cycles and EEPROM wear-out concerns, while MCP4017T-103I/OT offers pin-compatible I²C operation but sacrifices resolution and deterministic power-on behavior.
Availability
ISL90727WIE627Z-TK is available at Aetrix Electronics and suitable for RF amplifier biasing, LCD brightness control, sensor offset calibration, and transducer signal conditioning requiring stable component supply across industrial temperature ranges.
Supply support for ISL90727WIE627Z-TK includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation (now part of Renesas Electronics) designs high-performance analog and mixed-signal ICs for industrial, communications, and computing applications.
The ISL90727 series belongs to Intersil's XDCP™ digitally controlled potentiometer product line, engineered for replacing mechanical trimpots in precision analog trimming, calibration, and programmable gain applications.
FAQ
What is the I²C address of the ISL90727WIE627Z-TK?
The ISL90727WIE627Z-TK uses a fixed 7-bit I²C slave address of 0x5C. This distinguishes it from the ISL90728 variant (0x7C), allowing both devices to coexist on the same I²C bus. The address is hardwired and not configurable via pins or registers. Communication follows standard I²C protocol with START/STOP conditions and ACK handshaking as defined in the FN8247 datasheet.
Does the ISL90727WIE627Z-TK retain its wiper position after power cycling?
No, the ISL90727WIE627Z-TK is a volatile digitally controlled potentiometer. Its 7-bit wiper register resets to 0x40 (midscale) on every power-up. It does not include non-volatile memory. If persistent wiper position is required, an external microcontroller must reprogram the register after each power cycle, or a non-volatile alternative like the AD5170 should be considered.
What is the maximum allowable voltage across the DCP terminals of the ISL90727WIE627Z-TK?
The absolute maximum voltage between any DCP terminal (RH, RW, RL) and GND is specified as -0.3 V to VCC. Since RL is internally tied to GND, the maximum voltage across RH–RL or RW–RL is limited to VCC (≤5.5 V). Exceeding this risks damage; the device is rated for 5 mW total DCP power dissipation, limiting usable voltage based on RTOTAL and wiper position.
Can the ISL90727WIE627Z-TK be used in rheostat mode with only two terminals?
Yes, the ISL90727WIE627Z-TK supports rheostat configuration using RW and either RH or RL (RL is internally connected to GND). In RW–RL mode, resistance varies from ~85 Ω to 10 kΩ; in RW–RH mode, it varies from ~85 Ω to 10 kΩ minus wiper-to-RL resistance. The datasheet confirms monotonic behavior and specifies wiper resistance (85–200 Ω) and tempco (±45 ppm/°C) explicitly for rheostat use.
What is the wiper resistance specification for the ISL90727WIE627Z-TK at 5 V supply?
The datasheet specifies wiper resistance (RW) as 85–200 Ω at VCC = 3.3 V and TA = +25°C. While not explicitly tested at 5 V, the parameter is process- and geometry-dependent rather than supply-voltage-dependent. Therefore, the ISL90727WIE627Z-TK wiper resistance remains within the same 85–200 Ω range at 5 V, consistent with typical CMOS switch RON behavior across the 2.7–5.5 V operating range.
ISL90727WIE627Z-TK Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 6-TSSOP, SC-88, SOT-363
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Rheostat
- Number of Circuits:
- 1
- Number of Taps:
- 128
- Resistance (Ohms):
- 10k
- Interface:
- I2C
- Memory Type:
- Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±45ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- SC-70-6
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 85
ISL90727WIE627Z-TK FAQ
1.How can I place an order for ISL90727WIE627Z-TK through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL90727WIE627Z-TK on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL90727WIE627Z-TK reliable?
The price and inventory of ISL90727WIE627Z-TK are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL90727WIE627Z-TK is usually 5 days.
3.What payment methods are accepted for ISL90727WIE627Z-TK?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL90727WIE627Z-TK transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL90727WIE627Z-TK?
ISL90727WIE627Z-TK orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL90727WIE627Z-TK order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL90727WIE627Z-TK?
For technical support, including ISL90727WIE627Z-TK datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL90727WIE627Z-TK requirements.
6.How does Aetrix verify that ISL90727WIE627Z-TK is sourced from the original manufacturer or authorized distributors?
All ISL90727WIE627Z-TK products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL90727WIE627Z-TK meets industry standards.
7.What is the process for return or replacement of ISL90727WIE627Z-TK?
All ISL90727WIE627Z-TK units undergo pre-shipment inspection (PSI). If there is an issue with ISL90727WIE627Z-TK, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL90727WIE627Z-TK part is unused and in its original packaging.
Return procedure for ISL90727WIE627Z-TK:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL90727WIE627Z-TK Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

