Renesas ISL90810UAU8Z-TK
- Part No.:
- ISL90810UAU8Z-TK
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
ISL90810UAU8Z-TK.pdf
- Description:
- IC DGTL POT 50KOHM 256TAP 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,684
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL90810UAU8Z-TK from Renesas (formerly Intersil) is a single-channel, digitally controlled potentiometer (XDCP™) with I²C interface, 256-tap resolution, 50kΩ total resistance, ±0.5 LSB differential nonlinearity in voltage divider mode, and operates from 2.7V to 5.5V supply. It serves as a precision programmable resistor or voltage divider in analog signal conditioning circuits.
For engineers reviewing the ISL90810UAU8Z-TK datasheet, ISL90810UAU8Z-TK pinout, ISL90810UAU8Z-TK application, or ISL90810UAU8Z-TK equivalent, key selection criteria include its 50kΩ end-to-end resistance, 70Ω typical wiper resistance at 3.3V, -40°C to +105°C automotive-grade temperature range, 8-lead MSOP package, and volatile wiper register with power-on mid-scale (128) default.
Technical Context
The ISL90810UAU8Z-TK implements a monolithic CMOS digital potentiometer using resistor ladders and CMOS switches, controlled exclusively via I²C bus with fixed 7-bit slave address (0x50). Its 8-bit volatile wiper register (WR) directly sets tap position (0–255), determining resistance ratios between RH–RW and RW–RL terminals.
It supports two operating modes: voltage divider (RH and RL biased at VCC and GND, RW as output) and rheostat (RW–RL or RW–RH as variable resistor). Wiper response time is 1 µs after SCL falling edge, and it features ratiometric temperature coefficient of ±4 ppm/°C in voltage divider mode with DCP register set to 0x80.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total Resistance | 50kΩ - defines maximum end-to-end resistance for gain/attenuation scaling in analog feedback or bias networks. |
| Resolution | 256 taps (8-bit) - enables 0.4% step resolution for fine-grained analog parameter tuning. |
| Wiper Resistance | 70Ω typical @ 3.3V - limits loading error when RW drives high-impedance nodes; impacts THD in audio paths. |
| Supply Range | 2.7V to 5.5V - ensures compatibility with both 3.3V and 5V logic/system rails without level-shifting. |
| Temp Range | -40°C to +105°C - qualified for under-hood automotive and industrial control environments. |
| Standby Current | 5µA max - enables low-power operation in battery-backed or always-on sensor front-ends. |
| I²C Speed | 400kHz - supports fast configuration updates during system initialization or dynamic recalibration. |
Pinout & Package
ISL90810UAU8Z-TK is housed in an 8-lead MSOP (Mini Small Outline Plastic) package per JEDEC MO-187-AA, with 0.65mm pitch, 3.0mm × 3.0mm body, and exposed pad not electrically connected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 NC | No connection | Unbonded die pad; must be left floating or tied to GND for mechanical stability-no electrical function. |
| 2 SCL | I²C clock input | Accepts open-drain 400kHz clock; requires external pull-up; synchronizes all register transfers. |
| 3 SDA | I²C bidirectional data | Open-drain I/O; carries 7-bit address (0x50) + R/W bit and 8-bit wiper data; shares bus with other slaves. |
| 4 GND | Analog/digital ground | Common reference for DCP resistive elements and I²C logic; must be low-impedance to minimize noise coupling. |
| 5 RW | Wiper terminal | Output node whose voltage/resistance varies with WR value; connects to op-amp inputs or filter nodes. |
| 6 RL | Low terminal | Fixed end of resistor ladder; typically tied to GND in voltage divider mode or left open in rheostat mode. |
| 7 RH | High terminal | Fixed end of resistor ladder; typically tied to VCC in voltage divider mode or left open in rheostat mode. |
| 8 VCC | Power supply | Supplies internal logic and DCP switches; bypassing with 0.1µF ceramic near pin is mandatory for noise immunity. |
Key Features
| Feature | Design Value |
|---|---|
| Power-on wiper preset | Defaults to tap 128 (mid-scale) on every power-up-ensures repeatable startup behavior without host initialization. |
| Voltage divider linearity | ±0.5 LSB DNL (U version) - guarantees monotonicity and <0.2% gain error across full scale for precision gain control. |
| Ratiometric tempco | ±4 ppm/°C - maintains stable voltage division ratio over temperature, critical for sensor excitation and reference scaling. |
| Low leakage | ≤1µA on DCP pins - prevents DC offset drift in high-impedance amplifier configurations (e.g., transimpedance stages). |
| Pb-free RoHS compliance | Pb-free plus anneal process with 100% matte tin finish - compatible with SnPb and Pb-free reflow profiles per IPC/JEDEC J-STD-020. |
Applications
| Audio Volume Control | Sensor Signal Conditioning |
|---|---|
Use Scenario: Programmable gain stage in automotive infotainment head units where manual knob replacement is required with EMI-resistant digital control. IC Role / Device Role / Timing Role: Acts as voltage divider between op-amp input and feedback path to set closed-loop gain; no timing role-static configuration. Use Value: Eliminates mechanical pot wear and contact noise while maintaining <0.5 LSB linearity for distortion-free audio scaling across -40°C to +105°C. | Use Scenario: Bridge sensor excitation circuit in industrial pressure transmitters requiring stable bias current over wide temperature ranges. IC Role / Device Role / Timing Role: Configures precise excitation voltage ratio (e.g., VEXC = VCC × RW/RH) for Wheatstone bridge; no timing role. Use Value: ±4 ppm/°C ratiometric tempco ensures <0.07% full-scale error drift from -40°C to +105°C, meeting Class A sensor accuracy requirements. |
| Programmable Reference Divider | Calibration Trim Network |
Use Scenario: Adjustable reference voltage generation for ADCs in medical patient monitors where factory calibration must survive thermal cycling. IC Role / Device Role / Timing Role: Forms precision voltage divider between bandgap reference and GND; RW supplies VREF to ADC; no timing role. Use Value: 50kΩ total resistance minimizes current draw from reference while 70Ω wiper resistance avoids loading-induced errors at ADC input impedance >1MΩ. | Use Scenario: One-time trim of offset voltage in instrumentation amplifiers during final test, replacing laser-trimmed thin-film resistors. IC Role / Device Role / Timing Role: Rheostat mode (RW–RL) used as series adjustable resistance in amplifier feedback loop; configured once post-calibration. Use Value: 256-tap resolution enables <100µV offset correction steps at 10V full-scale, exceeding 16-bit DAC granularity for production test efficiency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5175BRMZ-50 | 50kΩ, nonvolatile EEPROM memory, 256 taps, SPI interface, 10ppm/°C tempco | Supports power-loss retention of last wiper setting; lacks I²C compatibility | Select when persistent wiper state is required and SPI is available; not drop-in for I²C systems. |
| MCP45HV51-503E/MS | 50kΩ, volatile, I²C, 256 taps, 10V tolerant, 10ppm/°C tempco, 100Ω wiper | Rated for 10V DCP pins-supports higher-voltage signal paths; wider supply (2.7–5.5V same) | Select for 10V analog rails or where higher wiper resistance is acceptable; pin-compatible but requires layout review for voltage margin. |
Compared with AD5175BRMZ-50 and MCP45HV51-503E/MS, the ISL90810UAU8Z-TK offers superior ratiometric temperature stability (±4 vs. ±10 ppm/°C) and lower wiper resistance (70Ω vs. ≥100Ω), making it optimal for low-distortion, high-precision voltage divider roles in automotive and industrial systems where I²C is standard and nonvolatility is unnecessary.
Availability
ISL90810UAU8Z-TK is available at Aetrix Electronics and suitable for automotive infotainment, industrial sensor signal conditioning, and medical instrumentation requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for ISL90810UAU8Z-TK includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global leader in microcontrollers, analog, power management, and SoC solutions, formed through the acquisition of Intersil in 2017.
The ISL90810UAU8Z-TK belongs to Renesas' precision analog XDCP™ (eXternally Digitally Controlled Potentiometer) family, designed specifically for replacing mechanical pots in harsh-environment applications demanding low noise, high linearity, and guaranteed startup behavior.
FAQ
What is the default wiper position of the ISL90810UAU8Z-TK at power-on?
The ISL90810UAU8Z-TK powers up with its wiper register (WR) automatically loaded to 0x80 (decimal 128), placing the RW terminal at mid-scale between RH and RL. This behavior is hardwired and occurs regardless of prior register state, ensuring deterministic startup for safety-critical systems. The ISL90810UAU8Z-TK does not retain wiper position across power cycles since it uses volatile memory only.
Does the ISL90810UAU8Z-TK support nonvolatile storage of the wiper setting?
No, the ISL90810UAU8Z-TK uses only volatile wiper register memory. It has no EEPROM or flash storage, so the wiper position resets to 128 on every power cycle. If persistent settings are required, external microcontroller firmware must reprogram the ISL90810UAU8Z-TK's WR register after each power-up sequence. This design prioritizes speed, low power, and reliability over memory retention.
What is the maximum voltage that can be applied across the RH–RL terminals of the ISL90810UAU8Z-TK?
The absolute maximum voltage across RH–RL is limited to VCC (max +6V), with voltage at any DCP pin constrained to -0.3V to VCC. For reliable operation within specifications, the RH–RL voltage should not exceed the supply rail (2.7V to 5.5V). Applying voltages beyond VCC risks latch-up or permanent damage, as confirmed by the Absolute Maximum Ratings table in the FN8234 datasheet for ISL90810UAU8Z-TK.
Can the ISL90810UAU8Z-TK be used in rheostat mode with only two terminals?
Yes, the ISL90810UAU8Z-TK supports rheostat mode by connecting either RW–RL or RW–RH as a two-terminal variable resistor. In this configuration, RH or RL is left unconnected, and resistance is adjusted via the wiper register. The device maintains ±0.5 LSB DNL and ±35 ppm/°C resistance tempco in rheostat mode, enabling precision current-setting applications such as LED bias or op-amp gain control without a third terminal.
What I²C address does the ISL90810UAU8Z-TK use, and is it configurable?
The ISL90810UAU8Z-TK uses a fixed 7-bit I²C slave address of 0x50 (1010000b), with the R/W bit appended as the LSB. This address is hardwired and not configurable via pins or registers. Multiple ISL90810UAU8Z-TK devices cannot share the same I²C bus without address collision unless isolated by multiplexers. The address is defined in the Identification Byte format (Table 1) of the FN8234 datasheet for ISL90810UAU8Z-TK.
ISL90810UAU8Z-TK Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 256
- Resistance (Ohms):
- 50k
- Interface:
- I2C
- Memory Type:
- Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±35ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-MSOP
- Operating Temperature:
- -40°C ~ 105°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL90810UAU8Z-TK FAQ
1.How can I place an order for ISL90810UAU8Z-TK through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL90810UAU8Z-TK on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL90810UAU8Z-TK reliable?
The price and inventory of ISL90810UAU8Z-TK are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL90810UAU8Z-TK is usually 5 days.
3.What payment methods are accepted for ISL90810UAU8Z-TK?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL90810UAU8Z-TK transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL90810UAU8Z-TK?
ISL90810UAU8Z-TK orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL90810UAU8Z-TK order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL90810UAU8Z-TK?
For technical support, including ISL90810UAU8Z-TK datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL90810UAU8Z-TK requirements.
6.How does Aetrix verify that ISL90810UAU8Z-TK is sourced from the original manufacturer or authorized distributors?
All ISL90810UAU8Z-TK products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL90810UAU8Z-TK meets industry standards.
7.What is the process for return or replacement of ISL90810UAU8Z-TK?
All ISL90810UAU8Z-TK units undergo pre-shipment inspection (PSI). If there is an issue with ISL90810UAU8Z-TK, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL90810UAU8Z-TK part is unused and in its original packaging.
Return procedure for ISL90810UAU8Z-TK:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL90810UAU8Z-TK Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

