Renesas ISL90840WIV2027Z
- Part No.:
- ISL90840WIV2027Z
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ISL90840WIV2027Z.pdf
- Description:
- IC DGT POT 10KOHM 256TAP 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,180
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL90840WIV2027Z from Intersil is a quad digitally controlled potentiometer (XDCP™) IC with I²C interface, 10kΩ total resistance, 256-tap resolution (0.4% step), and 20-lead TSSOP package. It operates from 2.7V to 5.5V, features 70Ω typical wiper resistance at 3.3V, and powers up to mid-scale (128). It serves as precision voltage divider or rheostat in analog trimming, sensor calibration, and programmable gain control.
For engineers reviewing the ISL90840WIV2027Z datasheet, ISL90840WIV2027Z pinout, ISL90840WIV2027Z application, or ISL90840WIV2027Z equivalent, key selection criteria include its quad-channel integration, volatile wiper register architecture, ±2 LSB integral nonlinearity in voltage divider mode, I²C addressability via A0–A2 pins, and -40°C to +85°C industrial temperature range.
Technical Context
The ISL90840WIV2027Z implements four independent digital potentiometers using resistor ladders and CMOS switches, each controlled by an 8-bit volatile Wiper Register (WR) accessible via standard I²C protocol. Its I²C interface supports up to eight devices per bus using three hardware address pins (A0–A2) and complies with 400kHz clock frequency.
Each DCP functions in voltage divider mode (RH–RL–RW) or rheostat mode (RW–RL or RW–RH), with monotonic response, ±4 ppm/°C ratiometric temperature coefficient, and <5 µA standby current at 3.6V. Power-on reset initializes all WRs to 0x80 (128), ensuring repeatable mid-scale startup behavior across channels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total resistance | 10kΩ - defines full-scale analog range for voltage division or variable resistance applications |
| Resolution | 256 taps (8-bit) - enables 0.4% step resolution for fine analog adjustment |
| Wiper resistance | 70Ω typical @ 3.3V - limits insertion error and signal attenuation in low-impedance paths |
| INL (voltage divider) | ±1 LSB - ensures accurate linear voltage scaling across tap positions |
| Standby current | 0.8–2 µA @ 3.6V, -40°C to +85°C - supports ultra-low-power system sleep modes |
| I²C clock frequency | 400 kHz - compatible with standard-mode I²C controllers without timing redesign |
| Operating voltage | 2.7V to 5.5V - interoperable with 3.3V and 5V logic and analog domains |
| Temperature range | -40°C to +85°C - qualified for industrial-grade embedded systems |
Pinout & Package
ISL90840WIV2027Z is housed in a 20-lead Thin Shrink Small Outline Package (TSSOP), Pb-free and RoHS-compliant (MDP0044 drawing), with 0.65 mm lead pitch and exposed thermal pad not connected internally.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RH0–RH3 | High terminal of DCP0–DCP3 | Fixed end of resistor ladder; connects to VCC or reference voltage in divider mode |
| RL0–RL3 | Low terminal of DCP0–DCP3 | Fixed end of resistor ladder; connects to GND or signal return in divider mode |
| RW0–RW3 | Wiper terminal of DCP0–DCP3 | Variable output node; position set by volatile 8-bit Wiper Register (WR) |
| SCL / SDA | I²C clock / bidirectional data | Standard I²C interface pins; require external pull-ups per bus capacitance |
| A0–A2 | I²C device address inputs | Hardware-selectable 3-bit address; enables up to eight ISL90840 devices on one bus |
| VCC / GND | Power supply / ground | Single 2.7–5.5V supply; no separate analog/digital rail required |
| D.N.C. | Do not connect | Pin 17 is unconnected; must remain floating or grounded per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Quad DCP integration | Four independent 10kΩ, 256-tap potentiometers in single 20-TSSOP package - reduces board space and BOM count vs discrete solutions |
| Volatile wiper registers | Individual 8-bit WRs for each DCP, directly readable/writable over I²C - enables dynamic real-time adjustment without nonvolatile write delays |
| Mid-scale power-on default | All WRs initialize to 0x80 (128) at power-up - guarantees known, repeatable startup state for safety-critical or self-test sequences |
| Low wiper resistance | 70Ω typical at 3.3V - minimizes loading error in high-gain amplifier feedback networks and precision voltage dividers |
| Industrial temperature rating | -40°C to +85°C operation - validated for use in motor controls, industrial sensors, and factory automation equipment |
| Pb-free RoHS compliance | Pb-free plus anneal finish (matte tin) - compatible with SnPb and Pb-free reflow profiles per IPC/JEDEC J-STD-020 |
Applications
| Motor Control Feedback Calibration | Programmable Gain Amplifier |
|---|---|
|
Use Scenario: Adjusting offset and gain in analog feedback loops for BLDC motor current sensing and position estimation circuits. IC Role / Device Role / Timing Role: Quad DCP provides independent, software-controlled trim for multiple op-amp stages in real time during factory calibration or field tuning. Use Value: Enables single-device compensation of sensor drift and amplifier mismatch across temperature, eliminating manual potentiometers and reducing test time. |
Use Scenario: Setting precise closed-loop gain in instrumentation amplifiers used in medical ECG front-ends and industrial process transmitters. IC Role / Device Role / Timing Role: Acts as programmable feedback resistor in op-amp configuration, with I²C updates synchronized to system initialization or recalibration events. Use Value: Achieves <±1 LSB INL and ±4 ppm/°C ratiometric tracking - critical for maintaining accuracy across patient monitoring or 4–20 mA loop stability. |
| LED Driver Current Trim | Audio Channel Balance Control |
|
Use Scenario: Fine-tuning LED current in multi-string backlight drivers for LCD panels and automotive interior lighting modules. IC Role / Device Role / Timing Role: Functions as rheostat between LED cathode and current-sense amplifier input to adjust per-string current without changing PWM duty cycle. Use Value: Delivers 0.4% resolution and <5 µA standby draw - supports dynamic brightness matching and low-power display sleep states. |
Use Scenario: Balancing left/right channel volume in professional audio mixers and consumer soundbars using analog signal path control. IC Role / Device Role / Timing Role: Configured as dual voltage dividers (one per channel), with I²C writes coordinated to mute/unmute transitions to avoid pop noise. Use Value: Provides monotonic, glitch-free wiper movement (Figure 13) and ±2 LSB matching between DCPs - ensures consistent stereo imaging. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| X95840 | Nonvolatile EEPROM-based wiper registers; 10kΩ/50kΩ options; same 20-TSSOP footprint but different I²C addressing scheme | Supports power-loss retention of last wiper setting; lacks mid-scale power-on default | Select X95840 when persistent settings across power cycles are required; verify I²C address mapping and write-cycle endurance limits |
| AD5242BRUZ10 | 2.7–5.5V operation; 10kΩ; 256-tap; I²C interface; 14-TSSOP package; ±30% RH–RL tolerance vs ±20% for ISL90840WIV2027Z | Smaller footprint but only dual-channel; higher wiper resistance (120Ω typ); no DCP-to-DCP matching spec | Choose AD5242BRUZ10 for space-constrained dual-channel needs; avoid where inter-channel matching (<±2 LSB) or quad integration is mandatory |
Compared with X95840 and AD5242BRUZ10, ISL90840WIV2027Z uniquely delivers quad-channel integration with guaranteed mid-scale power-on state, tighter DCP matching (±2 LSB), and lower wiper resistance (70Ω) - making it optimal for multi-loop calibration and matched analog signal conditioning.
Availability
ISL90840WIV2027Z is available at Aetrix Electronics and suitable for industrial motor control, medical instrumentation, LED lighting systems, and audio equipment requiring stable component supply and long-term design continuity.
Supply support for ISL90840WIV2027Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation (now part of Renesas Electronics) designs high-performance analog and mixed-signal ICs for power management, precision analog, and interface applications.
The ISL90840WIV2027Z belongs to Intersil's XDCP™ family of digitally controlled potentiometers, engineered specifically for replacing mechanical trimpots in automated calibration, sensor signal conditioning, and programmable analog front-ends.
FAQ
What is the power-on behavior of the ISL90840WIV2027Z?
The ISL90840WIV2027Z initializes all four wiper registers to 0x80 (128 decimal) at power-up, placing each wiper at mid-scale between RH and RL terminals. This behavior is hardwired and occurs regardless of prior I²C writes, ensuring predictable startup for safety-critical or self-test applications. No external reset or initialization sequence is required to achieve this state.
Does the ISL90840WIV2027Z support nonvolatile storage of wiper settings?
No, the ISL90840WIV2027Z uses volatile wiper registers only. Wiper positions are lost upon power removal and revert to mid-scale (128) at next power-on. For nonvolatile retention, consider the X95840, which integrates EEPROM to store wiper values across power cycles while maintaining functional compatibility in many designs.
What is the maximum allowable voltage across any DCP terminal of the ISL90840WIV2027Z?
The absolute maximum voltage across any DCP terminal (RH, RL, or RW) relative to GND is 0V to VCC, per the Absolute Maximum Ratings table. Exceeding this range - for example, applying a negative signal to RL or a voltage >VCC to RH - risks latch-up or permanent damage. The device does not support bipolar or rail-to-rail analog signal swing beyond its supply rails.
How many ISL90840WIV2027Z devices can share one I²C bus?
Up to eight ISL90840WIV2027Z devices can operate on a single I²C bus using the three hardware address pins A0, A1, and A2. Each combination of logic levels on these pins sets a unique 3-bit slave address (000–111), allowing individual addressing without software configuration. All devices respond to the same I²C clock and data lines.
Is the ISL90840WIV2027Z pin-compatible with other members of the ISL90840 family?
Yes, all ISL90840 variants - including ISL90840UIV2027Z (50kΩ), ISL90840WAV2027Z (+105°C), and ISL90840WIV2027Z - share identical 20-lead TSSOP pinout and footprint (MDP0044). Only resistance value and temperature grade differ; no PCB layout change is needed when substituting within the same package option.
ISL90840WIV2027Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 4
- Number of Taps:
- 256
- Resistance (Ohms):
- 10k
- Interface:
- I2C
- Memory Type:
- Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±45ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 20-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL90840WIV2027Z FAQ
1.How can I place an order for ISL90840WIV2027Z through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL90840WIV2027Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL90840WIV2027Z reliable?
The price and inventory of ISL90840WIV2027Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL90840WIV2027Z is usually 5 days.
3.What payment methods are accepted for ISL90840WIV2027Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL90840WIV2027Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL90840WIV2027Z?
ISL90840WIV2027Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL90840WIV2027Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL90840WIV2027Z?
For technical support, including ISL90840WIV2027Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL90840WIV2027Z requirements.
6.How does Aetrix verify that ISL90840WIV2027Z is sourced from the original manufacturer or authorized distributors?
All ISL90840WIV2027Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL90840WIV2027Z meets industry standards.
7.What is the process for return or replacement of ISL90840WIV2027Z?
All ISL90840WIV2027Z units undergo pre-shipment inspection (PSI). If there is an issue with ISL90840WIV2027Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL90840WIV2027Z part is unused and in its original packaging.
Return procedure for ISL90840WIV2027Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL90840WIV2027Z Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

