Renesas ISL90841WIV1427Z-TK
- Part No.:
- ISL90841WIV1427Z-TK
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ISL90841WIV1427Z-TK.pdf
- Description:
- IC DGT POT 10KOHM 256TAP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,528
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL90841WIV1427Z-TK from Intersil is a quad digitally controlled potentiometer (XDCP™) IC with I²C interface, 10kΩ total resistance per channel, 256-tap resolution, and 14-lead TSSOP package. It operates from 2.7V to 5.5V, draws <5µA standby current, and functions as voltage dividers or rheostats in precision analog control circuits.
For engineers reviewing the ISL90841WIV1427Z-TK datasheet, ISL90841WIV1427Z-TK pinout, ISL90841WIV1427Z-TK application, or ISL90841WIV1427Z-TK equivalent, key selection criteria include wiper resistance (70Ω typ), DCP-to-DCP matching (±2 LSB), ratiometric tempco (±4 ppm/°C), and I²C timing compliance at 400kHz.
Technical Context
The ISL90841WIV1427Z-TK integrates four independent CMOS-switched resistor ladders, each with an 8-bit volatile wiper register (WR) directly accessible via I²C. All RH terminals connect to VCC or external bias; all RW terminals serve as adjustable output nodes; all low terminals are internally tied to GND.
I²C communication uses a 7-bit slave address formed by A1/A0 pins and fixed prefix 01010, supporting write/read sequences with ACK handshaking. Power-up resets all WRs to 0x80 (mid-scale), and wiper response time is 1µs after SCL falling edge of final data byte.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total resistance | 10kΩ per DCP - sets full-scale voltage division range and load interaction in bias networks |
| Resolution | 256 taps (0.4% step) - enables fine-grained gain/offset trimming with ±1 LSB INL |
| Wiper resistance | 70Ω typical at 3.3V - limits signal attenuation and loading error in high-impedance feedback paths |
| Supply range | 2.7V to 5.5V - supports dual-rail and mixed-voltage system integration without level shifters |
| Standby current | <5µA max - enables always-on calibration in battery-powered sensor front-ends |
| I²C speed | 400kHz - allows fast configuration updates during system initialization or dynamic recalibration |
| Ratiometric tempco | ±4 ppm/°C - ensures stable voltage division ratio across -40°C to +85°C industrial temperature range |
Pinout & Package
14-lead TSSOP (Package Code V14), RoHS-compliant Pb-free plus anneal finish, 0.65mm pitch, 5.0mm × 4.4mm body size.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RH3 | High terminal of DCP3 | Connects to VCC or external reference; defines upper rail for DCP3 voltage divider |
| RW3 | Wiper terminal of DCP3 | Adjustable output node; resistance between RW3 and GND varies 0–10kΩ in 256 steps |
| SCL | I²C clock input | Master-generated clock; timing-critical for 400kHz operation and setup/hold compliance |
| SDA | I²C bidirectional data line | Open-drain interface requiring external pull-up; supports read/write of all four WR registers |
| GND | Device ground reference | Common return for all DCP low terminals and digital logic; must be low-impedance |
| RW2 | Wiper terminal of DCP2 | Independent adjustable node; matched to other DCPs within ±2 LSB over temperature |
| RH2 | High terminal of DCP2 | Separate bias point from RH3; enables independent channel referencing |
| RW1 | Wiper terminal of DCP1 | Third programmable output; shares same I²C bus but distinct register address (01h) |
| RH1 | High terminal of DCP1 | Configurable reference; may tie to different supply than RH0/RH2/RH3 for multi-rail designs |
| A0 | I²C device address LSB | Hardware-selectable bit; combines with A1 to form 2-bit address field in Identification Byte |
| A1 | I²C device address MSB | Hardware-selectable bit; enables up to four ISL90841 devices on same I²C bus |
| VCC | Power supply input | Supplies both analog ladder and digital interface; bypassing required per layout guidelines |
| RH0 | High terminal of DCP0 | Primary reference for first DCP; default connection point for single-supply voltage division |
| RW0 | Wiper terminal of DCP0 | Default configurable output; register address 00h; resets to 0x80 at power-up |
Key Features
| Feature | Design Value |
|---|---|
| Quad 10kΩ DCPs in one package | Reduces PCB area and BOM count vs. discrete potentiometers or multiple single-channel ICs |
| 256-tap resolution with ±1 LSB INL | Enables sub-0.5% gain/offset adjustment accuracy in closed-loop amplifier calibration |
| I²C interface with hardware address pins A0/A1 | Supports up to four identical devices on shared bus without software address conflict |
| 70Ω typical wiper resistance | Minimizes insertion loss in audio gain stages and preserves signal integrity in high-Z sensor interfaces |
| ±2 LSB DCP-to-DCP matching | Ensures consistent channel-to-channel behavior in multi-path signal conditioning or balanced filter tuning |
Applications
| Audio Volume Control | Laser Diode Bias Adjustment |
|---|---|
Use Scenario: Programmable analog volume control in professional audio mixers with remote I²C host MCU. IC Role / Device Role / Timing Role: Four-channel voltage divider setting gain for op-amp-based audio channels; updated synchronously via I²C. Use Value: Eliminates mechanical pot wear and manual calibration; 256-step resolution enables smooth, repeatable level transitions. | Use Scenario: Precision bias current tuning for telecom laser diodes requiring stable optical output power. IC Role / Device Role / Timing Role: Rheostat-mode DCP in feedback path of laser driver current source; adjusted during factory calibration. Use Value: 10kΩ resistance and ±4 ppm/°C ratiometric tempco maintain setpoint accuracy across operating temperature range. |
| Multi-Channel Sensor Signal Conditioning | Programmable Filter Tuning |
Use Scenario: Offset/gain compensation for four-channel industrial temperature sensor array with common microcontroller. IC Role / Device Role / Timing Role: Each DCP configures individual instrumentation amplifier bias network; addressed via unique A0/A1 combinations. Use Value: Quad integration reduces layout complexity; ±2 LSB matching ensures uniform channel response across temperature. | Use Scenario: Real-time cutoff frequency adjustment in active bandpass filters for adaptive RF front-ends. IC Role / Device Role / Timing Role: Voltage divider sets reference for transconductance amplifier in filter feedback loop; updated dynamically via I²C. Use Value: 1µs wiper response enables sub-microsecond filter reconfiguration; low wiper resistance avoids Q-factor degradation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ10 | 2-channel, 10kΩ, I²C, 256-tap, but no DCP-to-DCP matching spec; higher wiper resistance (120Ω typ) | Requires two devices for quad functionality; less suitable for matched multi-channel trimming | Select when board space permits dual placement and channel matching is not critical |
| MCP4018T-E/OT | Single-channel, 10kΩ, I²C, 128-tap, SOT-23-6; no hardware address pins; lower resolution and no matching data | Needs four separate placements; lacks monotonicity guarantee and tempco specs for precision analog use | Select for cost-sensitive, non-critical bias adjustment where quad integration is unnecessary |
Compared with AD5242BRUZ10 and MCP4018T-E/OT, the ISL90841WIV1427Z-TK uniquely delivers quad integration with guaranteed ±2 LSB DCP matching and ±4 ppm/°C ratiometric tempco-critical for multi-channel calibration systems requiring correlated drift performance.
Availability
ISL90841WIV1427Z-TK is available at Aetrix Electronics and suitable for industrial sensor calibration, audio equipment manufacturing, laser diode biasing, and programmable filter design requiring stable component supply and long-term obsolescence management.
Supply support for ISL90841WIV1427Z-TK includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation (now part of Renesas Electronics) designs high-performance analog and mixed-signal ICs for power management, precision analog, and interface applications.
The ISL90841WIV1427Z-TK belongs to Intersil's XDCP™ family of digitally controlled potentiometers, engineered for replacing mechanical trimmers in automated test equipment, medical instrumentation, and industrial control systems demanding repeatable, drift-resistant analog adjustment.
FAQ
What is the total resistance value specified for the ISL90841WIV1427Z-TK?
The ISL90841WIV1427Z-TK is configured for 10kΩ total resistance per digitally controlled potentiometer (DCP), as indicated by the "W" in the part number per Intersil's ordering information. This value is factory-trimmed and specified with ±20% tolerance over temperature. The resistance appears between each RH pin and GND, and determines the full-scale range when used in voltage divider or rheostat mode.
Does the ISL90841WIV1427Z-TK support true 4-wire potentiometer connections?
No, the ISL90841WIV1427Z-TK does not support true 4-wire (Kelvin) connections. Each DCP has only three accessible terminals: RH (high), RW (wiper), and GND (low, internally tied). The low terminal is not brought out separately, so independent force-and-sense capability is unavailable. For precision applications requiring minimal wiper resistance impact, the 70Ω typical wiper resistance and ±2 LSB DCP matching provide best-in-class performance within its 3-terminal architecture.
How is the I²C address configured for the ISL90841WIV1427Z-TK?
The ISL90841WIV1427Z-TK uses a 7-bit I²C slave address formed by the fixed prefix "01010" followed by the logic states of pins A1 (MSB) and A0 (LSB), and the R/W bit. This yields four possible addresses: 0x28 (A1=0, A0=0), 0x29 (A1=0, A0=1), 0x2A (A1=1, A0=0), and 0x2B (A1=1, A0=1). The ISL90841WIV1427Z-TK datasheet confirms this mapping in Table 1 and Figure 17, enabling up to four devices on the same bus without address conflict.
What happens to the wiper positions of the ISL90841WIV1427Z-TK during power-up?
During power-up, all four wiper registers (WR0–WR3) of the ISL90841WIV1427Z-TK reset to 0x80 (decimal 128), positioning each wiper at approximately mid-scale between GND and RH. This deterministic startup state ensures predictable initial output voltages across all channels before host MCU initialization. The registers remain volatile and retain their last-written values only while powered; they do not retain settings across power cycles unless externally managed by the host controller.
Can the ISL90841WIV1427Z-TK be used in rheostat mode with the RH pin grounded?
No, the ISL90841WIV1427Z-TK is not designed for RH-to-GND rheostat configuration. Its internal architecture ties the low terminal of each DCP permanently to GND; the RH pin is intended as the high-side reference (typically connected to VCC or an external voltage). Using RH as the low-side violates the absolute maximum rating for voltage at DCP pins (–0.3V to VCC) and risks latch-up or parametric shift. Valid rheostat operation requires RW and RH terminals only, with GND serving as the fixed low reference.
ISL90841WIV1427Z-TK Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Rheostat
- Number of Circuits:
- 4
- Number of Taps:
- 256
- Resistance (Ohms):
- 10k
- Interface:
- I2C
- Memory Type:
- Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±45ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL90841WIV1427Z-TK FAQ
1.How can I place an order for ISL90841WIV1427Z-TK through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL90841WIV1427Z-TK on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL90841WIV1427Z-TK reliable?
The price and inventory of ISL90841WIV1427Z-TK are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL90841WIV1427Z-TK is usually 5 days.
3.What payment methods are accepted for ISL90841WIV1427Z-TK?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL90841WIV1427Z-TK transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL90841WIV1427Z-TK?
ISL90841WIV1427Z-TK orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL90841WIV1427Z-TK order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL90841WIV1427Z-TK?
For technical support, including ISL90841WIV1427Z-TK datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL90841WIV1427Z-TK requirements.
6.How does Aetrix verify that ISL90841WIV1427Z-TK is sourced from the original manufacturer or authorized distributors?
All ISL90841WIV1427Z-TK products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL90841WIV1427Z-TK meets industry standards.
7.What is the process for return or replacement of ISL90841WIV1427Z-TK?
All ISL90841WIV1427Z-TK units undergo pre-shipment inspection (PSI). If there is an issue with ISL90841WIV1427Z-TK, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL90841WIV1427Z-TK part is unused and in its original packaging.
Return procedure for ISL90841WIV1427Z-TK:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL90841WIV1427Z-TK Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

