Renesas ISL90842UIV1427Z
- Part No.:
- ISL90842UIV1427Z
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ISL90842UIV1427Z.pdf
- Description:
- IC DGT POT 50KOHM 256TAP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,699
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL90842UIV1427Z from Intersil is a quad digitally controlled potentiometer (DCP) IC configured as four independent 2-terminal variable resistors, each with 256 taps, 50kΩ end-to-end resistance, I²C interface, and 70Ω typical wiper resistance at 3.3V - used for precision analog parameter tuning in power supply feedback loops, sensor calibration, and audio gain control.
For engineers reviewing the ISL90842UIV1427Z datasheet, ISL90842UIV1427Z pinout, ISL90842UIV1427Z application, or ISL90842UIV1427Z equivalent, key selection criteria include I²C address configuration (A0/A1), volatile wiper register behavior, 2.7V–5.5V supply range, -40°C to +85°C operation, and TSSOP-14 package compatibility with high-density PCB layouts.
Technical Context
The ISL90842UIV1427Z implements four independent DCPs using resistor ladders and CMOS switches, each controlled by an 8-bit volatile Wiper Register (WR) accessible via standard I²C protocol at up to 400kHz clock rate. All WRs reset to 0x80 on power-up, positioning wipers at mid-scale (≈25kΩ).
It operates as an I²C slave device with fixed 5-bit ID prefix (01010) and user-configurable 2-bit address (A1/A0), supporting four unique device addresses (00h–03h) for WR0–WR3 access. RL terminals are unconnected; only RH and RW pins are functional per DCP.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total resistance | 50kΩ - defines maximum adjustable resistance between RH and RW pins per DCP. |
| Resolution | 256 taps (8-bit) - enables 0.4% step resolution for fine-grained analog trimming. |
| Wiper resistance | 70Ω typical @ 3.3V - low on-resistance minimizes signal path error in precision voltage divider configurations. |
| Supply range | 2.7V to 5.5V - supports dual-rail systems and battery-powered designs without level-shifting. |
| Standby current | <5µA max @ 5.5V - enables ultra-low-power operation during idle periods in portable equipment. |
| I²C speed | 400kHz - compatible with standard-mode Fast-mode I²C controllers without timing margin concerns. |
| Temp range | -40°C to +85°C - qualified for industrial-grade embedded applications with thermal cycling. |
| Package | 14-lead TSSOP (V14) - 4.4mm × 5.0mm footprint with 0.65mm pitch, suitable for automated SMT assembly. |
Pinout & Package
ISL90842UIV1427Z uses a 14-lead Pb-free TSSOP (Package Code V14) with 0.65mm lead pitch and 1.0mm max height. Pin 1 is RH3; pin 14 is RW0. All RL terminals are internally unconnected and must remain floating per datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RH3 | High terminal of DCP3 | Fixed end of DCP3 resistor ladder; connects to supply or reference voltage in rheostat mode. |
| RW3 | Wiper terminal of DCP3 | Adjustable tap point; output node for voltage division or resistance setting in closed-loop control. |
| SCL | I²C clock input | Master-generated clock synchronizing all read/write transfers; requires external pull-up. |
| SDA | I²C bidirectional data | Open-drain bus line shared across multiple slaves; requires external pull-up and arbitration support. |
| GND | Ground reference | Analog and digital ground common point; must be low-impedance to minimize noise coupling into DCPs. |
| RW2 | Wiper terminal of DCP2 | Independent adjustment node for second channel; electrically isolated from other DCPs. |
| RH2 | High terminal of DCP2 | Fixed end of DCP2 ladder; not internally connected to RH3/RH1/RH0 - each DCP is fully isolated. |
| RW1 | Wiper terminal of DCP1 | Third configurable resistance node; supports simultaneous multi-channel calibration. |
| RH1 | High terminal of DCP1 | Reference node for DCP1; routing must avoid crosstalk with adjacent analog signals. |
| A0 | I²C address LSB | Hardware-configurable bit; sets bit-1 of 2-bit slave address (00h–03h) when combined with A1. |
| A1 | I²C address MSB | Hardware-configurable bit; sets bit-0 of 2-bit slave address; both A0/A1 must be tied to GND or VCC. |
| VCC | Power supply | Single 2.7–5.5V rail powers logic and analog sections; decoupling capacitor required near pin. |
| RH0 | High terminal of DCP0 | First DCP's fixed end; used for primary system trim function such as DC-DC feedback divider ratio. |
| RW0 | Wiper terminal of DCP0 | Main adjustment node; default-initialized to 0x80 (mid-scale) on power-up for safe startup behavior. |
Key Features
| Feature | Design Value |
|---|---|
| Quad independent DCPs | Four isolated 50kΩ variable resistors enable simultaneous multi-loop trimming without inter-channel interaction. |
| Volatile 8-bit wiper registers | Each DCP has dedicated WR0–WR3; values persist only while powered - supports dynamic runtime reconfiguration. |
| I²C address flexibility | A0/A1 pins allow up to four ISL90842UIV1427Z devices on same bus without address conflict. |
| Low wiper resistance | 70Ω typical ensures minimal insertion loss and voltage error in precision divider networks. |
| Pb-free TSSOP packaging | RoHS-compliant 14-lead TSSOP meets IPC/JEDEC MSL-1 reflow requirements for lead-free assembly. |
| Monotonic wiper response | DNL ≤ ±0.5 LSB guarantees no missing codes or glitches during wiper transitions across full scale. |
Applications
| Power Supply Feedback Tuning | Sensor Signal Conditioning |
|---|---|
Use Scenario: Adjusting output voltage of isolated DC-DC converters by dynamically modifying feedback resistor divider ratios. IC Role / Device Role / Timing Role: ISL90842UIV1427Z acts as digitally programmable rheostat in the upper leg of a two-resistor feedback network. Use Value: Enables remote recalibration of output voltage without hardware changes, supporting field firmware updates and adaptive load regulation. | Use Scenario: Compensating offset/gain drift in temperature or pressure sensor front-ends across operating temperature range. IC Role / Device Role / Timing Role: ISL90842UIV1427Z serves as programmable gain-setting resistor in instrumentation amplifier feedback paths. Use Value: Achieves <±0.5% full-scale accuracy after factory calibration by storing optimal tap values in host MCU nonvolatile memory. |
| Audio Channel Balance Control | Industrial DAC Output Scaling |
Use Scenario: Implementing software-controlled left/right channel volume matching in professional audio mixers. IC Role / Device Role / Timing Role: ISL90842UIV1427Z functions as dual-channel attenuator in analog signal path before ADC or power amplifier stage. Use Value: Provides 256-step smooth attenuation with <1dB step resolution and zero audible zipper noise due to glitch-free wiper switching. | Use Scenario: Scaling full-scale output range of 12-bit DACs to match varying actuator input requirements (e.g., 0–5V vs 0–10V). IC Role / Device Role / Timing Role: ISL90842UIV1427Z operates as precision voltage divider between DAC output and load, adjusting effective gain. Use Value: Eliminates need for discrete resistor networks and manual solder-jumper selection, reducing BOM count and test time in production. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ10 | 10kΩ total resistance, 256-tap, I²C interface, but higher 120Ω wiper resistance and wider ±30% RTOTAL tolerance. | Better suited for low-voltage (<3.3V) biasing where lower resistance range is needed; less precise for high-accuracy divider applications. | Select AD5242BRUZ10 when 10kΩ range and tighter layout constraints justify trade-off in wiper resistance and matching specs. |
| MCP45HV51-503 | 50kΩ total resistance, 256-tap, SPI interface, 100V tolerant, but requires separate VDD/VSS rails and lacks integrated power-on reset to mid-scale. | Preferred in high-side sensing or HV biasing circuits where 100V channel isolation is mandatory; incompatible with I²C-only systems. | Choose MCP45HV51-503 only when operating above 5.5V or requiring SPI protocol compatibility and enhanced voltage robustness. |
Compared with AD5242BRUZ10 and MCP45HV51-503, the ISL90842UIV1427Z offers superior wiper resistance (70Ω vs ≥120Ω), guaranteed monotonicity (DNL ≤ ±0.5 LSB), and automatic mid-scale power-up initialization - making it optimal for precision analog trimming where repeatability and low insertion error are critical.
Availability
ISL90842UIV1427Z is available at Aetrix Electronics and suitable for industrial power supplies, sensor calibration modules, audio equipment, and programmable analog front-ends requiring stable component supply and long-term obsolescence management.
Supply support for ISL90842UIV1427Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation (now part of Renesas Electronics) is a U.S.-based analog and mixed-signal semiconductor company specializing in power management, precision analog, and interface solutions.
The ISL90842UIV1427Z belongs to Intersil's digitally controlled potentiometer product line, designed specifically for replacing mechanical trimmers in automated, software-configurable analog systems requiring high reliability and repeatable calibration.
FAQ
What is the default wiper position of the ISL90842UIV1427Z after power-up?
Upon power-up, all four wiper registers (WR0–WR3) in the ISL90842UIV1427Z reset to 0x80 (128 decimal), positioning each wiper at approximately mid-scale - resulting in ~25kΩ resistance between RH and RW terminals. This behavior ensures predictable startup conditions in feedback and calibration circuits without requiring host initialization.
Does the ISL90842UIV1427Z support nonvolatile wiper storage?
No, the ISL90842UIV1427Z uses volatile wiper registers only. Wiper positions are lost when VCC is removed and must be reloaded by the host controller via I²C after each power cycle. For persistent settings, the host MCU must store tap values in its own nonvolatile memory and rewrite them at boot.
Can multiple ISL90842UIV1427Z devices share the same I²C bus?
Yes - the ISL90842UIV1427Z supports up to four devices on one I²C bus using hardware-selectable addresses via A0 and A1 pins. Each combination (00, 01, 10, 11) maps to a unique 2-bit address (00h–03h), enabling individual access to WR0–WR3 registers without bus contention.
What is the maximum allowable voltage across RH–RW terminals of the ISL90842UIV1427Z?
The absolute maximum voltage across any RH–RW pair is limited to VCC (with GND referenced), per datasheet Absolute Maximum Ratings. Operating beyond this risks latch-up or permanent damage. For 5.5V VCC, RH–RW differential must stay within 0V to 5.5V; exceeding this violates safe operating area even if within ±6mA wiper current limit.
Is the RL terminal used or connected in the ISL90842UIV1427Z?
No - the RL terminals of all four DCPs in the ISL90842UIV1427Z are internally unconnected and must remain floating in the circuit. Only RH and RW pins are functional; connecting RL to any potential violates the specified operating configuration and may cause unpredictable behavior or damage.
ISL90842UIV1427Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Rheostat
- Number of Circuits:
- 4
- Number of Taps:
- 256
- Resistance (Ohms):
- 50k
- Interface:
- I2C
- Memory Type:
- Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±45ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL90842UIV1427Z FAQ
1.How can I place an order for ISL90842UIV1427Z through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL90842UIV1427Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL90842UIV1427Z reliable?
The price and inventory of ISL90842UIV1427Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL90842UIV1427Z is usually 5 days.
3.What payment methods are accepted for ISL90842UIV1427Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL90842UIV1427Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL90842UIV1427Z?
ISL90842UIV1427Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL90842UIV1427Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL90842UIV1427Z?
For technical support, including ISL90842UIV1427Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL90842UIV1427Z requirements.
6.How does Aetrix verify that ISL90842UIV1427Z is sourced from the original manufacturer or authorized distributors?
All ISL90842UIV1427Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL90842UIV1427Z meets industry standards.
7.What is the process for return or replacement of ISL90842UIV1427Z?
All ISL90842UIV1427Z units undergo pre-shipment inspection (PSI). If there is an issue with ISL90842UIV1427Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL90842UIV1427Z part is unused and in its original packaging.
Return procedure for ISL90842UIV1427Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL90842UIV1427Z Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

