Renesas ISL90842WIV1427Z-TK
- Part No.:
- ISL90842WIV1427Z-TK
- Manufacturer:
- Renesas
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ISL90842WIV1427Z-TK.pdf
- Description:
- IC DGT POT 10KOHM 256TAP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,610
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL90842WIV1427Z-TK from Intersil is a quad digitally controlled variable resistor (DCP) IC configured as four independent 10kΩ two-terminal rheostats, featuring 256-tap I²C control, 70Ω typical wiper resistance at 3.3V, <5µA standby current, and operation from 2.7V to 5.5V - used for precision analog trimming in sensor signal conditioning circuits.
For engineers reviewing the ISL90842WIV1427Z-TK datasheet, ISL90842WIV1427Z-TK pinout, ISL90842WIV1427Z-TK application, or ISL90842WIV1427Z-TK equivalent, key selection criteria include I²C address configuration (A0/A1), wiper resistance impact on gain error, DCP matching tolerance (±2 MI), and TSSOP-14 thermal performance in space-constrained industrial modules.
Technical Context
The ISL90842WIV1427Z-TK implements four monolithic CMOS DCPs with volatile 8-bit wiper registers (WR0–WR3), each directly addressable via I²C using dedicated identification byte (01010A1A0R/W) and address bytes (00h–03h). Wiper position is monotonic across all 256 taps, with RH-to-RW resistance ranging from 0Ω to 10kΩ.
It operates as an I²C slave only, supporting standard-mode (400kHz) timing with tLOW ≥1300ns, tHIGH ≥600ns, and SDA/SCL input hysteresis of 0.05×VCC. RL terminals are unconnected; only RH and RW pins are functional per DCP, enabling true two-terminal rheostat use without external grounding.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Total resistance | 10kΩ - sets maximum end-to-end resistance range for each DCP in rheostat mode. |
| Resolution | 256 taps (0.4% step size) - enables fine-grained analog adjustment with ±1 LSB integral non-linearity. |
| Wiper resistance | 70Ω typical @ 3.3V - contributes directly to gain error and THD in amplifier feedback networks. |
| Standby current | <5µA max @ 5.5V - supports ultra-low-power operation in battery-backed or energy-harvesting systems. |
| I²C interface | Standard-mode (400kHz), A0/A1 address select - allows up to four devices on same bus with unique 5-bit ID prefix. |
| DCP matching | ±2 MI - ensures consistent gain scaling across multi-channel signal paths (e.g., quad ADC biasing). |
| Tempco | ±45 ppm/°C - maintains resistance stability over -40°C to +85°C industrial temperature range. |
Pinout & Package
ISL90842WIV1427Z-TK uses a 14-lead Pb-free TSSOP package (Package Code V14), 4.4mm × 5.0mm footprint, 0.65mm pitch, with exposed pad not electrically connected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RH3 | High terminal of DCP3 | Fixed end of fourth rheostat; connects to supply or reference voltage in gain-setting configurations. |
| RW3 | Wiper terminal of DCP3 | Adjustable node; connects to op-amp inverting input or filter feedback path for real-time tuning. |
| SCL | I²C clock input | Master-generated clock synchronizing all register reads/writes; requires external pull-up. |
| SDA | I²C bidirectional data | Open-drain line shared across multiple slaves; must be pulled up externally (1–20kΩ depending on bus capacitance). |
| GND | Device ground reference | Analog and digital return path; must be low-impedance to minimize noise coupling into DCP terminals. |
| RW2 | Wiper terminal of DCP2 | Independent adjustable node for second channel; no internal connection to other wipers. |
| RH2 | High terminal of DCP2 | Second fixed DCP end; isolated from RH0/RH1/RH3 for independent channel operation. |
| RW1 | Wiper terminal of DCP1 | Third programmable node; used in multi-stage gain calibration without inter-channel crosstalk. |
| RH1 | High terminal of DCP1 | Third DCP high-side connection; supports separate voltage domains per channel if needed. |
| A0 | I²C device address LSB | Configures bit-1 of 2-bit hardware address; combined with A1 to select one of four device IDs (00–11). |
| A1 | I²C device address MSB | Configures bit-0 of 2-bit hardware address; determines which ISL90842 responds to 01010xx0/1 commands. |
| VCC | Power supply input | Single 2.7–5.5V rail powers logic and analog sections; bypass capacitor required near pin. |
| RH0 | High terminal of DCP0 | First DCP high-side terminal; commonly tied to VCC in voltage-divider-based offset trimming. |
| RW0 | Wiper terminal of DCP0 | Primary adjustment node; default power-up position (80h) yields ~5kΩ for mid-scale initialization. |
Key Features
| Feature | Design Value |
|---|---|
| Quad 10kΩ DCPs in single TSSOP-14 | Reduces board area vs. discrete potentiometers or four separate ICs; eliminates manual calibration labor. |
| 256-tap resolution with ±1 LSB INL | Enables sub-0.5% gain accuracy in closed-loop amplifiers without post-manufacturing trimming. |
| Volatile wiper registers (WR0–WR3) | Allows dynamic runtime reconfiguration via microcontroller; no EEPROM wear-out concerns. |
| 70Ω typical wiper resistance | Minimizes insertion error in low-impedance feedback paths (<100Ω impact at 10kΩ setting). |
| DCP-to-DCP resistance matching ±2 MI | Ensures identical gain scaling across four channels in multi-sensor front-ends or quad DAC references. |
Applications
| Instrumentation Amplifier Gain Calibration | Multi-Channel Sensor Bias Adjustment |
|---|---|
Use Scenario: Calibrating gain of a 4-channel instrumentation amplifier array used in medical ECG front-end. IC Role / Device Role / Timing Role: Each ISL90842WIV1427Z-TK DCP serves as programmable feedback resistor in individual IA stages, set during factory calibration via I²C. Use Value: Enables single-batch calibration with <±0.2% channel-to-channel gain mismatch, eliminating laser trimming costs. | Use Scenario: Adjusting bias current for four matched NTC thermistor interfaces in HVAC control panel. IC Role / Device Role / Timing Role: ISL90842WIV1427Z-TK acts as digitally tuned current-source resistor for each thermistor leg, updated during system startup. Use Value: Compensates for thermistor batch variance and PCB trace resistance differences, achieving ±0.5°C measurement accuracy. |
| Programmable Filter Cutoff Tuning | ADC Reference Voltage Scaling |
Use Scenario: Dynamically adjusting cutoff frequency of four anti-aliasing filters in data acquisition module. IC Role / Device Role / Timing Role: ISL90842WIV1427Z-TK configured as variable resistor in RC filter time constant network; updated via host MCU based on sampling rate. Use Value: Maintains optimal alias rejection across 1–100ksps sampling rates without hardware changes or firmware recompile. | Use Scenario: Scaling reference voltage for quad 12-bit SAR ADCs in motor phase current sensing. IC Role / Device Role / Timing Role: ISL90842WIV1427Z-TK used as top resistor in resistor divider feeding ADC reference pin; value adjusted per channel to compensate shunt tolerance. Use Value: Reduces full-scale error from ±1.5% to ±0.3% across all four ADC channels after single-point calibration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5242BRUZ10 | 2.7–5.5V supply, 10kΩ, 256-tap, I²C, but uses 16-pin TSSOP and has 120Ω wiper resistance. | Higher wiper resistance increases gain error in low-impedance feedback; larger package occupies +32% board area. | Choose AD5242BRUZ10 only if legacy layout accommodates 16-pin footprint and wiper resistance impact is mitigated by circuit topology. |
| MCP4017T-103E/OT | Single 10kΩ DCP in SOT-23-6, 128-tap, I²C, 100Ω wiper resistance, no DCP matching spec. | Lacks quad integration and DCP-to-DCP matching; requires four separate placements and routing, increasing layout complexity and calibration overhead. | Select MCP4017T-103E/OT only for space-constrained single-channel designs where quad integration is unnecessary. |
Compared with AD5242BRUZ10 and MCP4017T-103E/OT, the ISL90842WIV1427Z-TK delivers superior channel matching (±2 MI), lower wiper resistance (70Ω), and compact quad integration in 14-pin TSSOP - making it optimal for multi-channel precision analog systems requiring coordinated calibration.
Availability
ISL90842WIV1427Z-TK is available at Aetrix Electronics and suitable for industrial sensor conditioning, medical instrumentation, and automated test equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for ISL90842WIV1427Z-TK includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation (now part of Renesas Electronics) designs high-performance analog and mixed-signal ICs for industrial, computing, and communications markets, with ISO 9001-certified manufacturing.
The ISL90842 product line targets digitally programmable analog front-ends, delivering integrated, low-noise, low-power DCP solutions for factory-calibrated and field-adjustable precision systems.
FAQ
What is the power-up default wiper position for each DCP in the ISL90842WIV1427Z-TK?
At power-up, all four wiper registers (WR0–WR3) in the ISL90842WIV1427Z-TK reset to 80h (128 decimal), positioning each wiper at approximately 50% of total resistance - yielding ~5kΩ between RH and RW for the 10kΩ variant. This mid-scale initialization ensures predictable startup behavior in gain-setting and biasing applications without requiring immediate host intervention.
Does the ISL90842WIV1427Z-TK support write-protection or non-volatile storage of wiper settings?
No, the ISL90842WIV1427Z-TK contains only volatile wiper registers with no EEPROM or non-volatile memory. Wiper positions are lost upon power removal and must be reloaded by the host controller at startup. This design prioritizes speed, reliability, and absence of write-cycle limitations - making ISL90842WIV1427Z-TK ideal for applications requiring frequent dynamic adjustment rather than persistent storage.
Can the ISL90842WIV1427Z-TK be used as a three-terminal potentiometer?
No - the ISL90842WIV1427Z-TK is designed exclusively as a two-terminal variable resistor (rheostat). Its RL terminals are left floating per datasheet specification, and no internal connection exists between RL and GND or any other node. Using it as a three-terminal potentiometer would require external wiring that violates the intended operating mode and may compromise linearity or reliability.
What is the maximum permissible wiper current for each DCP in the ISL90842WIV1427Z-TK?
The absolute maximum wiper current for each DCP in the ISL90842WIV1427Z-TK is ±3.0mA, as specified under Recommended Operating Conditions. Exceeding this limit risks parametric shift or long-term reliability degradation. For safe operation, ensure that the voltage across RH–RW does not exceed 30mV when set to minimum resistance (near 0Ω), and maintain power dissipation per DCP below 5mW.
How does the A0 and A1 pin configuration affect I²C communication with the ISL90842WIV1427Z-TK?
The A0 and A1 pins on the ISL90842WIV1427Z-TK configure the two least-significant bits of the 5-bit I²C device ID (01010xx), allowing up to four ISL90842WIV1427Z-TK devices to share the same I²C bus without address conflict. Logic levels on A0/A1 determine whether the device responds to 0101000 or 0101001 (A1=0,A0=0/1), 0101010 or 0101011 (A1=1,A0=0/1) identification bytes - enabling scalable multi-device calibration architectures.
ISL90842WIV1427Z-TK Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- XDCP™
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Rheostat
- Number of Circuits:
- 4
- Number of Taps:
- 256
- Resistance (Ohms):
- 10k
- Interface:
- I2C
- Memory Type:
- Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- Selectable Address
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- ±45ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 70
ISL90842WIV1427Z-TK FAQ
1.How can I place an order for ISL90842WIV1427Z-TK through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL90842WIV1427Z-TK on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL90842WIV1427Z-TK reliable?
The price and inventory of ISL90842WIV1427Z-TK are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL90842WIV1427Z-TK is usually 5 days.
3.What payment methods are accepted for ISL90842WIV1427Z-TK?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL90842WIV1427Z-TK transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL90842WIV1427Z-TK?
ISL90842WIV1427Z-TK orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL90842WIV1427Z-TK order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL90842WIV1427Z-TK?
For technical support, including ISL90842WIV1427Z-TK datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL90842WIV1427Z-TK requirements.
6.How does Aetrix verify that ISL90842WIV1427Z-TK is sourced from the original manufacturer or authorized distributors?
All ISL90842WIV1427Z-TK products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL90842WIV1427Z-TK meets industry standards.
7.What is the process for return or replacement of ISL90842WIV1427Z-TK?
All ISL90842WIV1427Z-TK units undergo pre-shipment inspection (PSI). If there is an issue with ISL90842WIV1427Z-TK, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL90842WIV1427Z-TK part is unused and in its original packaging.
Return procedure for ISL90842WIV1427Z-TK:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL90842WIV1427Z-TK Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

