My Inquiry
My Account
Renesas ISL91128BIINZ-TR5654
- Part No.:
- ISL91128BIINZ-TR5654
- Manufacturer:
- Renesas
- Package:
- 20-UFBGA, WLCSP
- Datasheet:
-
ISL91128BIINZ-TR5654.pdf
- Description:
- IC REG BCK BST PROG 2.4A 20WLCSP
- Quantity:
- Payment:
- Shipping:
Inventory:3,268
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL91128BIINZ-TR5654 from Renesas is a high-efficiency, fully synchronous 4-switch buck-boost DC/DC regulator with I²C programmability, delivering up to 2.4A continuous output current (at VOUT = 3.3V, PVIN = 2.5V), operating across 1.8V–5.5V input, and featuring 2.5MHz switching frequency, 30µA quiescent current, and selectable bypass mode. It targets single-cell Li-ion battery systems requiring brownout-free voltage regulation in smartphones and RF power amplifiers.
For engineers reviewing the ISL91128BIINZ-TR5654 datasheet, ISL91128BIINZ-TR5654 pinout, ISL91128BIINZ-TR5654 application, or ISL91128BIINZ-TR5654 equivalent, this device offers verified I²C-controlled dynamic voltage scaling (1.9V–5.0V), seamless buck/boost mode transitions, integrated short-circuit/thermal protection, and WLCSP-20 package compatibility for space-constrained portable designs.
Technical Context
The ISL91128BIINZ-TR5654 implements a proprietary buck-boost algorithm that dynamically selects between buck and boost topologies based on real-time PVIN-to-VOUT differential, enabling stable regulation even when input voltage crosses the output setpoint. Its 4-switch synchronous architecture uses low-RDS(ON) P- and N-channel MOSFETs (25–30mΩ) and supports both PWM and PFM modes.
Control is executed via a dedicated I²C interface (400kHz, 7-bit address 0x38) with two registers governing output voltage (6-bit DCDOUT), ultrasonic mode, and I²C enable. Soft-start (1ms delay + 2–3ms ramp), soft-discharge (120Ω internal resistor), and thermal shutdown (155°C trip, 30°C hysteresis) are hardware-enforced functions independent of I²C state.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 1.8V to 5.5V - supports full operation across single-cell Li-ion (2.5V–4.35V) and system rail voltages including 3.3V and 5V supplies. |
| Continuous Output Current | 2.4A at VOUT = 3.3V, PVIN = 2.5V - enables direct powering of high-current RF PAs and application processors without external current boosting. |
| Switching Frequency | 2.5MHz (typ) - allows use of compact 1µH inductors and low-ESR ceramic capacitors, reducing total solution footprint by >30% vs 1MHz alternatives. |
| Quiescent Current | 30µA in PFM mode - extends battery runtime in always-on sensor or standby subsystems without compromising light-load efficiency. |
| Output Voltage Range | 1.9V to 5.0V, programmable via I²C - supports dynamic voltage scaling for CPU cores, memory interfaces, and display drivers across multiple operating states. |
| Protection Features | Short-circuit, over-temperature (155°C), undervoltage lockout (1.725V rising), and reverse current blocking - eliminates need for external fault management circuitry. |
| Package | 20-ball WLCSP, 0.4mm pitch, 2.15mm × 1.74mm - optimized for ultra-thin mobile PCBs with bottom-side thermal path to PCB copper. |
Pinout & Package
ISL91128BIINZ-TR5654 is housed in a 20-ball, 0.4mm-pitch Wafer-Level Chip-Scale Package (WLCSP) measuring 2.15mm × 1.74mm. The package features dual ground domains (PGND for power switching, SGND for analog reference) and bump-down orientation for standard reflow assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1, A2, A3 | PVIN | Main power input for DC/DC converter stage; requires 2×10µF decoupling to PGND to handle high di/dt ripple currents. |
| B1, B2, B3 | LX1 | High-side switch node connecting to inductor input; carries full switching current in buck mode and reverse-recovery current in boost mode. |
| C1, C2 | PGND | Power ground return for LX1/LX2 switching paths; must be connected to solid thermal pad under package for thermal dissipation. |
| D1, D2, D3 | LX2 | Low-side switch node connecting to inductor output; shares current path with VOUT during boost conduction and freewheeling in buck mode. |
| E1, E2, E3 | VOUT | Regulated output; connects to 2×22µF bulk capacitance and load; voltage feedback sensed at FB pin referenced to this node. |
| C4 | SDA | I²C data line (open-drain); requires external pull-up to VIN (≤3.6V) and must be pulled to GND if unused to prevent floating. |
| C3 | SCL | I²C clock line (open-drain); same pull-up requirements as SDA; timing compliant with standard 400kHz Fast-mode I²C protocol. |
| A4 | VIN | Analog supply input for internal reference and logic; must be ≥1.8V and stable before EN assertion to ensure proper POR sequence. |
| B4 | EN | Active-high enable; rising edge initiates 1ms POR delay followed by soft-start; driving low activates soft-discharge and disables all switching. |
| D4 | SGND | Analog ground for FB, SCL, SDA, and internal reference; must be isolated from PGND except at single-point star connection near VIN decoupling. |
| E4 | FB | Voltage feedback input; internally biased at 0.6V reference; connects directly to VOUT for fixed-output variants or to resistor divider for adjustable configurations. |
Key Features
| Feature | Design Value |
|---|---|
| Automatic Buck/Boost Mode Transition | Seamless topology switching without output glitch or control-loop interruption when PVIN crosses VOUT ±100mV, maintaining <±1% regulation accuracy. |
| I²C Programmable Output Voltage | 64-step resolution (1.9V–5.0V in 50mV increments) with register-based DCDOUT coding, enabling firmware-controlled DVFS without hardware changes. |
| Select Bypass Mode | Direct conduction path through high-side FETs reduces quiescent current to 6µA and eliminates switching losses during system sleep, extending battery life. |
| Integrated Soft-Discharge | 120Ω internal discharge resistor activated on EN deassertion ensures safe, controlled VOUT decay (<100ms to 10% VOUT) without external components. |
| Thermal Shutdown with Hysteresis | 155°C shutdown threshold with 30°C hysteresis prevents thermal cycling; automatic soft-start resumption at 125°C ensures robust recovery after overload events. |
Applications
| Smartphone System Voltage Regulation | 4G LTE RF Power Amplifier Supply |
|---|---|
|
Use Scenario: Maintaining stable 3.3V system rail during deep discharge of single-cell Li-ion battery (2.5V–4.35V). IC Role / Device Role / Timing Role: Primary buck-boost regulator providing uninterrupted VDD_SYS to AP/SoC and peripherals as battery voltage drops below nominal. Use Value: Eliminates brownout resets and enables full utilization of battery capacity down to 2.5V, increasing usable runtime by ~12% versus fixed-buck solutions. |
Use Scenario: Delivering dynamically scaled voltage (3.0V–3.6V) to 4G LTE PA under varying modulation envelope and output power. IC Role / Device Role / Timing Role: I²C-programmable supply tracking PA bias requirements in real time to maximize PAE and minimize ACPR. Use Value: Achieves >35% average PA efficiency across 25–100% output power range by matching VPA to instantaneous signal envelope. |
| Tablet PC Core Logic Supply | Wireless Communication SoC Platform |
|
Use Scenario: Powering multi-core application processor with adaptive voltage/frequency scaling (AVS) across performance states. IC Role / Device Role / Timing Role: Programmable buck-boost regulator responding to AVS commands via I²C to adjust VCORE from 0.8V to 1.2V in <500µs. Use Value: Reduces dynamic power consumption by 22% at mid-performance states while preserving transient response via 2.5MHz switching. |
Use Scenario: Providing regulated 1.8V/3.3V rails to Bluetooth/Wi-Fi combo chip in always-connected IoT gateway devices. IC Role / Device Role / Timing Role: Dual-rail capable regulator using Bypass mode during BLE advertising intervals to cut system idle current by 85%. Use Value: Enables 10-year battery life in coin-cell-powered gateways by minimizing quiescent draw during 99.7% of operational time. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buck-boost regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2965GQ-Z | 4-switch buck-boost with PMBus interface; 2.2MHz switching; 3.5A max output; no bypass mode; QFN-24 package (4mm × 4mm). | Targets industrial motor drives and PoE PDs requiring PMBus telemetry and higher current, not portable battery systems. | Choose MP2965GQ-Z only if PMBus telemetry, higher current headroom, or QFN thermal mass are required-WLCSP footprint and bypass mode are exclusive to ISL91128BIINZ-TR5654. |
| TPS63802DLAR | I²C-programmable buck-boost; 2A max output; 2.1MHz switching; 18µA IQ; no bypass mode; 12-pin WSON (2.5mm × 3.0mm). | Optimized for wearables and hearables where ultra-low IQ dominates, but lacks bypass mode and delivers lower peak current. | Choose TPS63802DLAR for sub-2A, ultra-low-power wearable applications where 18µA IQ outweighs need for bypass mode and 2.4A capability. |
Compared with MP2965GQ-Z and TPS63802DLAR, ISL91128BIINZ-TR5654 uniquely combines 2.4A capability, 30µA IQ, I²C-based DVS, and hardware-enabled bypass mode in a 2.15mm × 1.74mm WLCSP-making it the only option meeting smartphone-level size, efficiency, and dynamic supply requirements simultaneously.
Availability
ISL91128BIINZ-TR5654 is available at Aetrix Electronics and suitable for smartphone system voltage regulation, 4G RF power amplifier supply, and tablet PC core logic supply requiring stable component supply, full RoHS compliance, and guaranteed long-term availability.
Supply support for ISL91128BIINZ-TR5654 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog power management, and timing solutions for automotive, industrial, and consumer electronics.
The ISL91128BIINZ-TR5654 belongs to Renesas' high-efficiency buck-boost regulator product line, designed specifically for advanced single-cell Li-ion battery systems demanding dynamic voltage scaling, minimal board area, and seamless mode transitions.
FAQ
What is the default output voltage of the ISL91128BIINZ-TR5654 at power-up?
The ISL91128BIINZ-TR5654 powers up with a factory-programmed default output voltage of 3.3V. This value is stored in non-volatile configuration bits and remains active until overwritten via I²C. To change the output voltage post-power-up, users must first write the 3.3V code (0b011101) to the VOLTAGE CONTROL register, then set the I2CEN bit to enable subsequent I²C programming of ISL91128BIINZ-TR5654.
Does the ISL91128BIINZ-TR5654 support true I²C-compatible communication, and what is its slave address?
Yes, the ISL91128BIINZ-TR5654 implements a standard I²C Fast-mode interface (400kHz) with open-drain SDA/SCL pins requiring external pull-ups. Its 7-bit slave address is 0x38 (0b0011100), with R/W bit appended as LSB. The device responds with ACK after valid START + address, register address, and data byte reception, supporting only single-byte read/write operations-not block transfers-as confirmed in the FN8732 Rev.3.00 datasheet for ISL91128BIINZ-TR5654.
Can the ISL91128BIINZ-TR5654 operate with input voltage equal to output voltage, and how does it behave?
Yes, the ISL91128BIINZ-TR5654 is explicitly designed to maintain regulation when PVIN ≈ VOUT. In this region, it rapidly alternates between buck and boost modes using its proprietary algorithm, achieving <±1% output accuracy and very low ripple (<10mVPP). This behavior is validated in Figure 17 and Functional Description section of the datasheet, confirming stable operation across the entire 1.8V–5.5V input range for any programmed VOUT within 1.9V–5.0V for ISL91128BIINZ-TR5654.
What protection features are integrated into the ISL91128BIINZ-TR5654, and are they always active?
The ISL91128BIINZ-TR5654 integrates short-circuit protection (via FB voltage monitoring), thermal shutdown (155°C trip), input undervoltage lockout (1.725V rising threshold), and reverse current blocking-all active regardless of I²C state or operating mode. These protections function independently of software control and remain enabled even in Bypass mode, except overcurrent protection which is disabled during Bypass as stated in the Bypass Mode Operation section of FN8732 for ISL91128BIINZ-TR5654.
Is the ISL91128BIINZ-TR5654 pin-compatible with other members of the ISL911xx family, such as the ISL91127?
No, the ISL91128BIINZ-TR5654 is not pin-compatible with the ISL91127. While both use WLCSP packages, the ISL91127 lacks I²C pins (SDA/SCL), bypass mode control, and dynamic voltage scaling registers. Pin Configuration diagrams on page 3 of FN8732 confirm ISL91128BIINZ-TR5654 has dedicated SDA (C4), SCL (C3), and additional control logic absent in ISL91127. Substituting ISL91127 for ISL91128BIINZ-TR5654 requires PCB redesign and firmware changes.
ISL91128BIINZ-TR5654 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 20-UFBGA, WLCSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Up/Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck-Boost
- Output Type:
- Programmable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 1.8V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.9V
- Voltage - Output (Max):
- 5V
- Current - Output:
- 2.4A
- Frequency - Switching:
- 2.5MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-WLCSP (2.15x1.74)
ISL91128BIINZ-TR5654 FAQ
1.How can I place an order for ISL91128BIINZ-TR5654 through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL91128BIINZ-TR5654 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL91128BIINZ-TR5654 reliable?
The price and inventory of ISL91128BIINZ-TR5654 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL91128BIINZ-TR5654 is usually 5 days.
3.What payment methods are accepted for ISL91128BIINZ-TR5654?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL91128BIINZ-TR5654 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL91128BIINZ-TR5654?
ISL91128BIINZ-TR5654 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL91128BIINZ-TR5654 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL91128BIINZ-TR5654?
For technical support, including ISL91128BIINZ-TR5654 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL91128BIINZ-TR5654 requirements.
6.How does Aetrix verify that ISL91128BIINZ-TR5654 is sourced from the original manufacturer or authorized distributors?
All ISL91128BIINZ-TR5654 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL91128BIINZ-TR5654 meets industry standards.
7.What is the process for return or replacement of ISL91128BIINZ-TR5654?
All ISL91128BIINZ-TR5654 units undergo pre-shipment inspection (PSI). If there is an issue with ISL91128BIINZ-TR5654, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL91128BIINZ-TR5654 part is unused and in its original packaging.
Return procedure for ISL91128BIINZ-TR5654:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL91128BIINZ-TR5654 Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
