Renesas ISL9120IINZ-TR5654
- Part No.:
- ISL9120IINZ-TR5654
- Manufacturer:
- Renesas
- Package:
- 9-UFBGA, WLCSP
- Datasheet:
-
ISL9120IINZ-TR5654.pdf
- Description:
- IC REG BCK BST 3.3V 800MA 9WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:1,554
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL9120IINZ-TR5654 from Intersil is a compact, high-efficiency buck-boost switching regulator IC designed for single-inductor power conversion in space-constrained portable systems. It accepts 1.8V–5.5V input and delivers a fixed 3.3V output with up to 800mA load current, automatic buck/boost mode transition, and dual bypass functionality (automatic within ±1–2% VIN–VOUT, forced via BYPS pin). It operates in smartphones and wearable devices where input voltage may dip below or rise above the regulated rail.
For engineers reviewing the ISL9120IINZ-TR5654 datasheet, ISL9120IINZ-TR5654 pinout, ISL9120IINZ-TR5654 application, or ISL9120IINZ-TR5654 equivalent, this page provides verified technical context, validated pin functions, confirmed efficiency curves (up to 98%), real-world quiescent current behavior (41µA in PFM, ≤3.5µA in forced bypass), and precise thermal shutdown thresholds (150°C).
Technical Context
The ISL9120IINZ-TR5654 implements a synchronous 4-switch buck-boost topology with adaptive pulse frequency modulation (PFM) control and a 32-level variable peak current limit scheme (350mA–2A). Its internal architecture includes separate analog (GND) and power (PGND) ground pins, dedicated LX1/LX2 inductor terminals, and independent gate drivers with anti-shoot-through logic.
It features dual bypass operation: automatic bypass engages when |VIN − VOUT| ≤ 1–2%, while forced bypass-activated by pulling BYPS high-disables regulation entirely, enabling direct VIN-to-VOUT conduction with ≤3.5µA supply current. Soft-start (1ms typical delay + ramp) and soft-discharge (110Ω internal pull-down on VOUT when EN = LOW) are integrated.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 1.8V to 5.5V - supports Li-ion battery discharge (3.0V–4.2V), USB VBUS (4.75V–5.25V), and hybrid sources without external LDO pre-regulation. |
| Output Voltage | Fixed 3.3V - no external feedback resistors required; VOUT pin internally connected to FB per datasheet Figure 18. |
| Max Output Current | 800mA at VIN = 2.5V, VOUT = 3.3V - sufficient for powering baseband processors, RF transceivers, or PMIC input rails in handheld devices. |
| Peak Efficiency | Up to 98% - achieved under mid-load conditions (e.g., VIN = 3.6V, IOUT = 500mA), minimizing thermal stress in sealed enclosures. |
| Quiescent Current | 41µA in PFM mode - maintains high light-load efficiency; drops to ≤3.5µA in forced bypass mode for ultra-low-power standby states. |
| Thermal Shutdown | 150°C with 35°C hysteresis - protects against sustained overload or poor PCB thermal design; resumes operation at ~115°C after cooldown. |
| UVLO Threshold | Rising edge: 1.725–1.790V - prevents erratic startup during brown-out; falling edge: 1.55–1.65V ensures clean shutdown before logic corruption. |
Pinout & Package
ISL9120IINZ-TR5654 is housed in a RoHS-compliant 3mm × 3mm, 12-lead TQFN package (PKG DWG # L12.3x3A) with exposed thermal pad (EPAD) for enhanced heat dissipation. Pin numbering follows standard top-view orientation with pin 1 index area marked.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LX1 (Pins 3,4) | Inductor input-side connection | Connects to one end of the single external inductor; carries high di/dt switching current in both buck and boost phases. |
| LX2 (Pins 1,12) | Inductor output-side connection | Connects to opposite end of inductor; interfaces directly with internal synchronous switches A/B/C/D per block diagram. |
| VIN (Pins 5,6) | Main power input | Accepts 1.8–5.5V; requires 10µF ceramic capacitor to PGND; supplies internal bias and reference circuitry. |
| VOUT (Pin 11) | Regulated output | Delivers fixed 3.3V; requires 22µF or 47µF ceramic output capacitor to PGND; clamped at 5.32–5.82V for overvoltage protection. |
| BYPS (Pin 7) | Bypass mode enable | Logic HIGH enables forced bypass (direct VIN→VOUT conduction); LOW enables full buck-boost regulation. |
| EN (Pin 9) | Enable control | Logic HIGH enables device; LOW disables regulation and activates 110Ω soft-discharge path from VOUT to GND. |
| FB (Pin 10) | Feedback reference | Internally shorted to VOUT in ISL9120IINZ-TR5654 (fixed 3.3V version); not used externally. |
| GND (Pin 8) | Analog ground | Reference for internal comparators and references; must be isolated from high-current PGND paths to avoid noise coupling. |
| PGND (Pin 2) | Power ground | Return path for high-switching-current loops (LX1/LX2/VIN/VOUT); connects to thermal EPAD for optimal thermal performance. |
Key Features
| Feature | Design Value |
|---|---|
| Single-inductor buck-boost topology | Reduces BOM count and PCB footprint vs. separate buck + boost solutions; eliminates need for magnetic coupling or dual inductors. |
| Adaptive multilevel current limit (32 levels) | Optimizes switching frequency and conduction losses across 0–800mA load range, maintaining >90% efficiency from 10mA to full load. |
| Automatic + forced bypass modes | Enables seamless transition into ultra-low-power state (<3.5µA) when regulation is unnecessary, extending battery life in sleep cycles. |
| Integrated soft-start and soft-discharge | Prevents input inrush and output overshoot during startup; safely discharges VOUT through 110Ω internal resistor when disabled. |
| Separate GND and PGND pins | Minimizes noise coupling between sensitive analog circuits (reference, comparators) and high-current switching paths, improving regulation accuracy. |
Applications
| Smartphone Power Management | Wearable Device Core Rail |
|---|---|
Use Scenario: Powers application processor I/O and memory interface rails in smartphones where battery voltage (3.0–4.2V) crosses the 3.3V system rail during discharge. IC Role / Device Role / Timing Role: Buck-boost regulator providing stable 3.3V output regardless of input sag or surge; handles dynamic load steps up to 500mA with <100mV transient deviation. Use Value: Eliminates need for backup LDO or complex power sequencing; maintains SoC functionality across full battery cycle without brownout resets. | Use Scenario: Supplies 3.3V to BLE radio, sensor hub, and display driver in wrist-worn wearables with tight thermal and size constraints. IC Role / Device Role / Timing Role: Primary DC/DC converter operating in PFM mode at light loads (<1mA), switching to forced bypass during deep-sleep (RTC-only) states. Use Value: Achieves sub-5µA system standby current by combining 41µA PFM quiescent draw with ≤3.5µA forced bypass mode. |
| Portable Medical Monitor | Industrial Handheld Terminal |
Use Scenario: Delivers regulated 3.3V to ADC front-end, microcontroller, and wireless telemetry module in battery-powered ECG monitors. IC Role / Device Role / Timing Role: High-accuracy voltage source with ±3% output tolerance and <0.0072 mV/mA load regulation, ensuring consistent sensor signal chain biasing. Use Value: Maintains clinical-grade measurement stability despite varying battery voltage and intermittent high-current pulse transmission. | Use Scenario: Powers FPGA configuration, touchscreen controller, and cellular modem in ruggedized industrial handhelds subjected to wide ambient temperature swings. IC Role / Device Role / Timing Role: Robust power solution rated for –40°C to +85°C operation with thermal shutdown (150°C) and UVLO (1.725V) for reliable cold-start capability. Use Value: Ensures uninterrupted operation in field environments where battery voltage droop and thermal stress are common failure modes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buck-boost regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS63020DSJR | Fixed 3.3V output; 2A max output current; 2.5V–6V input; 3.5mm × 3.5mm 14-pin WQFN package. | Higher current capability and wider input range; lacks forced bypass pin - relies on automatic bypass only. | Select when >800mA load or >5.5V input (e.g., 5V USB + battery hybrid) is required; verify PCB layout compatibility due to larger footprint. |
| MAX77827AEWE+T | Adjustable output (0.6V–5.2V); 1.2A max output; 2.5V–5.5V input; 2.1mm × 1.6mm 12-pin WLP package. | Smaller footprint and higher current; requires external feedback resistors; no dedicated BYPS pin for forced bypass. | Choose for ultra-compact designs needing adjustable VOUT or higher current; accept added component count and absence of hardware-controlled bypass mode. |
Compared with TPS63020DSJR and MAX77827AEWE+T, the ISL9120IINZ-TR5654 offers unique hardware-enforced forced bypass via the BYPS pin - enabling deterministic ultra-low-quiescent operation - in a proven 3mm × 3mm TQFN package optimized for cost-sensitive, moderate-current portable applications.
Availability
ISL9120IINZ-TR5654 is available at Aetrix Electronics and suitable for smartphone power management, wearable device core rails, and portable medical monitor applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for ISL9120IINZ-TR5654 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation (now part of Renesas Electronics) is a leader in precision analog and power management ICs, serving mobile computing, industrial infrastructure, and high-end consumer markets with ISO9001-certified manufacturing.
The ISL9120IINZ-TR5654 belongs to Intersil's compact buck-boost regulator product line, engineered specifically for battery-powered portable electronics where input voltage varies across the output rail and board space is severely constrained.
FAQ
What is the output voltage configuration of the ISL9120IINZ-TR5654?
The ISL9120IINZ-TR5654 is the fixed-output variant delivering 3.3V. Its FB pin is internally connected to VOUT per datasheet Figure 18, eliminating the need for external feedback resistors. This simplifies design and improves reliability in high-volume portable applications where output voltage stability and minimal external components are critical. The ISL9120IINZ-TR5654 does not support adjustable output.
How does the forced bypass mode work on the ISL9120IINZ-TR5654?
The ISL9120IINZ-TR5654 enters forced bypass mode when the BYPS pin is driven logic HIGH, establishing a low-resistance path from VIN to VOUT through internal MOSFETs and the external inductor. In this state, regulation is disabled and quiescent current drops to ≤3.5µA. The ISL9120IINZ-TR5654 requires ≥800µs minimum dwell time in bypass and ≥1ms recovery before re-entry, as specified in the functional description section.
What is the recommended inductor for the ISL9120IINZ-TR5654?
A 1µH shielded ferrite inductor with ≥2A saturation current and low DCR (e.g., TDK TFM201610GHM-1R0MTAA, DCR = 50mΩ, ISAT = 3.8A) is recommended for the ISL9120IINZ-TR5654. This value balances efficiency, transient response, and physical size. Inductor selection directly impacts peak current limit behavior and thermal performance - undersized inductors risk saturation and loss of regulation under 800mA load in the ISL9120IINZ-TR5654.
Does the ISL9120IINZ-TR5654 require input and output capacitors?
Yes - the ISL9120IINZ-TR5654 requires a 10µF X5R ceramic input capacitor (0603, 10V rating) placed close to VIN and PGND, and a 22µF or 47µF X5R ceramic output capacitor (0603, 6.3V or 10V rating) placed close to VOUT and PGND. These values are specified in the Applications Information section and are essential for stability, ripple suppression, and transient response. Omitting or undersizing them degrades ISL9120IINZ-TR5654 efficiency and may cause oscillation.
What thermal protection features does the ISL9120IINZ-TR5654 include?
The ISL9120IINZ-TR5654 integrates thermal shutdown at +150°C (typical) with 35°C hysteresis, resuming operation at ~115°C. It also includes undervoltage lockout (UVLO) with rising threshold of 1.725–1.790V to prevent malfunction during brown-out. Both protections are fully internal and require no external components. The ISL9120IINZ-TR5654's 3mm × 3mm TQFN package with exposed EPAD must be soldered to adequate copper area for effective heat transfer to meet these thermal limits.
ISL9120IINZ-TR5654 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 9-UFBGA, WLCSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Up/Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck-Boost
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 1.8V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Current - Output:
- 800mA
- Frequency - Switching:
- -
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 9-WLCSP (1.41x1.41)
ISL9120IINZ-TR5654 FAQ
1.How can I place an order for ISL9120IINZ-TR5654 through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL9120IINZ-TR5654 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL9120IINZ-TR5654 reliable?
The price and inventory of ISL9120IINZ-TR5654 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL9120IINZ-TR5654 is usually 5 days.
3.What payment methods are accepted for ISL9120IINZ-TR5654?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL9120IINZ-TR5654 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL9120IINZ-TR5654?
ISL9120IINZ-TR5654 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL9120IINZ-TR5654 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL9120IINZ-TR5654?
For technical support, including ISL9120IINZ-TR5654 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL9120IINZ-TR5654 requirements.
6.How does Aetrix verify that ISL9120IINZ-TR5654 is sourced from the original manufacturer or authorized distributors?
All ISL9120IINZ-TR5654 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL9120IINZ-TR5654 meets industry standards.
7.What is the process for return or replacement of ISL9120IINZ-TR5654?
All ISL9120IINZ-TR5654 units undergo pre-shipment inspection (PSI). If there is an issue with ISL9120IINZ-TR5654, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL9120IINZ-TR5654 part is unused and in its original packaging.
Return procedure for ISL9120IINZ-TR5654:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL9120IINZ-TR5654 Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

