My Inquiry
My Account
Renesas ISL91301BIIZ-T
- Part No.:
- ISL91301BIIZ-T
- Manufacturer:
- Renesas
- Package:
- -
- Datasheet:
-
ISL91301BIIZ-T.pdf
- Description:
- IC REG
- Quantity:
- Payment:
- Shipping:
Inventory:4,375
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL91301BIIZ-T from Renesas is a quad-output, 4-phase programmable power management IC (PMIC) optimized for high-efficiency synchronous buck conversion in space-constrained mobile and AI edge platforms. It delivers up to 4A per phase across four independent outputs, supports I²C/SPI programmability from 0.3V–2.0V, integrates low-RDS(ON) MOSFETs (55mΩ HS / 14mΩ LS), and features R5 control architecture enabling ±0.7% system output accuracy and 50A/µs transient response-used in smartphones, AR/VR glasses, and AI processor power rails.
For engineers reviewing the ISL91301BIIZ-T datasheet, ISL91301BIIZ-T pinout, ISL91301BIIZ-T application, or ISL91301BIIZ-T equivalent, this page provides verified package mapping (42-ball WLCSP, 0.4mm pitch), confirmed quad 1+1+1+1 phase configuration, validated DVS slew rate (3mV/µs), real-world efficiency data (93% at 3.8VIN/1.8VOUT), and two field-validated alternative parts with documented functional trade-offs.
Technical Context
The ISL91301BIIZ-T implements a fully reconfigurable 4-phase buck controller architecture supporting single-phase operation per output (1+1+1+1), with each phase capable of 4A continuous current when VIN_SEL = AVIN (2.8V–5.5V supply). Its proprietary R5 control loop eliminates external compensation, enables seamless DCM/CCM transitions, and achieves ultra-fast load transients (≤32µs recovery from 8A step).
It integrates four independent buck controllers with remote voltage sensing (RTN1–RTN4), programmable PWM frequency (2–6MHz), and dual-mode communication via MPIO/GPIO pins-supporting I²C (up to 3.4MHz) or SPI (up to 26MHz) depending on MPIO1 logic level. Fault protection includes overvoltage (±35mV threshold accuracy), overcurrent (±10% limit tolerance), and thermal shutdown at 143–162°C with 55°C hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Configuration | Quad output (1+1+1+1 phase); enables independent power rail control for multi-core SoCs or AI accelerators. |
| Per-Phase Current | 4A continuous (VIN_SEL = AVIN, 2.8V–5.5V input); supports high-current AI processor cores without external phase doublers. |
| Output Voltage Range | 0.3V–2.0V (I²C-programmable in 1.2–2.0mV steps); covers LPDDR4/5 VDDQ, GPU core, and AI accelerator VDD requirements. |
| Switching Frequency | 2–6MHz programmable; allows use of sub-1µH inductors and <100µF total output capacitance per rail for ultra-compact layout. |
| System Accuracy | ±0.7% over –40°C to +85°C with remote sensing; ensures stable voltage under PCB IR drop and thermal drift in thin-profile devices. |
| Transient Response | 50A/µs per phase di/dt capability; sustains <44mV undershoot during 8A load steps-critical for burst-mode AI inference workloads. |
| Quiescent Current | 17µA (all bucks disabled, EN high); extends battery runtime in always-on sensor/AI co-processor subsystems. |
Pinout & Package
ISL91301BIIZ-T uses a 2.570mm × 2.919mm, 42-ball WLCSP package with 0.4mm pitch, designed for ultra-thin mobile and wearable applications. Ball-down mounting requires controlled reflow per JEDEC J-STD-020 (MSL3).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PH_A, PH_B, PH_C, PH_D | Switching node outputs | Drive external high-side/low-side MOSFETs per phase; each supports 4A peak current and fast switching (50A/µs di/dt). |
| VOUT1–VOUT4 | Remote output voltage sense inputs | Enable Kelvin sensing to compensate for PCB trace resistance; critical for maintaining ±0.7% accuracy at point-of-load. |
| RTN1–RTN4 | Remote ground sense inputs | Reference return path for each buck's feedback loop; isolates analog ground noise from power ground planes. |
| MPIO0–MPIO3, GPIO0–GPIO1 | Configurable digital I/O | Support I²C (SCL/SDA) or SPI (SCK/MOSI/MISO/SS_B) based on MPIO1 logic level; enable firmware-controlled DVS or PGOOD monitoring. |
| VIN_SEL | Supply range selection input | Tie to AVIN for 2.8–5.5V input (4A/phase); tie to GND for 2.5–5.5V input (3A/phase)-determines max current capability and UVLO thresholds. |
Key Features
| Feature | Design Value |
|---|---|
| Proprietary R5 control architecture | Eliminates external compensation components and enables <32µs transient recovery-reducing output capacitor count by ≥30% vs conventional buck controllers. |
| Independent Dynamic Voltage Scaling (DVS) | Each output supports programmable slew rate (3mV/µs default); enables synchronized voltage ramping across CPU/GPU/AI cores to avoid timing violations during DVFS transitions. |
| Integrated MOSFETs with low RDS(ON) | 55mΩ high-side + 14mΩ low-side per phase; achieves 93% peak efficiency at 3.8VIN/1.8VOUT, reducing thermal density in 2.5mm-thin modules. |
| Multi-protocol serial interface | I²C (3.4MHz) or SPI (26MHz) selectable via MPIO1; allows reuse of existing firmware stacks without hardware redesign when migrating between communication protocols. |
| Comprehensive fault protection | Dual-level OVP/UVP (±35mV threshold accuracy), cycle-by-cycle OC detection, and thermal shutdown with 55°C hysteresis-enables robust operation in unventilated edge AI enclosures. |
Applications
| Smartphone Application | AI Accelerator Power |
|---|---|
|
Use Scenario: Power delivery to application processor (AP), modem, and image signal processor (ISP) in flagship smartphones with sub-7mm z-height. IC Role / Device Role / Timing Role: Quad-output PMIC providing independent, dynamically scaled rails (VDD_CPU, VDD_GPU, VDD_ISP, VDD_MODEM) with tight sequencing and fast transient response. Use Value: Enables 8A peak current delivery to AP cores while maintaining <±44mV output deviation during 50A/µs load steps-preserving signal integrity in high-speed SerDes interfaces. |
Use Scenario: Core and memory rail supply for edge AI accelerators (e.g., NPU, TPU) in AR/VR headsets requiring low thermal footprint. IC Role / Device Role / Timing Role: Single-chip solution delivering 4A per rail to AI core, SRAM cache, and I/O PHY with synchronized DVS to match workload intensity. Use Value: Reduces BOM count by consolidating four discrete DC/DC converters into one 2.57mm × 2.92mm WLCSP-freeing >12mm² PCB area for optics or battery expansion. |
| Optical Transceiver Module | Data Center SSD Controller |
|
Use Scenario: Bias and modulation voltage generation for 100G/400G optical transceivers in compact QSFP-DD modules. IC Role / Device Role / Timing Role: Precision quad-buck regulator supplying laser driver bias (VCC), monitor photodiode (VMON), TIA (VTIA), and digital logic (VDIG) rails. Use Value: ±0.7% system accuracy with remote sensing ensures stable laser bias under thermal gradients-reducing bit error rate (BER) drift across -5°C to +70°C ambient. |
Use Scenario: Multi-rail power for PCIe Gen4/Gen5 SSD controllers, NAND flash, and DRAM cache in enterprise NVMe drives. IC Role / Device Role / Timing Role: Configurable quad-output PMIC delivering VDD_IO (1.8V), VDD_CORE (0.8V), VDD_Q (1.1V), and VDD_DRAM (1.2V) with independent soft-start and sequencing. Use Value: Programmable 2–6MHz switching frequency allows optimal inductor/capacitor selection for EMI compliance in dense 2.5-inch U.2/U.3 form factors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL91301AIIZ-T | Triple-output (2+1+1 phase) variant; identical pinout and package but lacks VOUT4/RTN4 and fourth buck controller. | Suitable only for 3-rail systems (e.g., AP + GPU + memory); cannot support quad-rail AI accelerators or transceiver biasing. | Select ISL91301AIIZ-T only when design requires exactly three regulated outputs and space permits same 42-ball footprint. |
| ISL91211B | 54-ball WLCSP, higher 5A/phase rating, wider 2.5–5.5V input range (no VIN_SEL pin), and identical 1+1+1+1 configuration. | Requires PCB redesign due to larger 6×9mm footprint and different ball map; supports higher current but increases layout complexity. | Choose ISL91211B only when >4A per phase is required and board area allows 54-ball WLCSP; not drop-in compatible. |
Compared with ISL91301BIIZ-T, ISL91301AIIZ-T reduces output count without changing footprint-ideal for cost-sensitive triple-rail designs-while ISL91211B trades pin compatibility for higher current and simplified input range, demanding layout revision but enabling future-proof 5A scalability.
Availability
ISL91301BIIZ-T is available at Aetrix Electronics and suitable for smartphones, AI accelerators, optical transceivers, and enterprise SSDs requiring stable component supply, long-term lifecycle support, and RoHS-compliant WLCSP packaging.
Supply support for ISL91301BIIZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog power management, and embedded solutions for automotive, industrial, and consumer markets.
The ISL91301B belongs to Renesas' high-density PMIC product line targeting ultra-compact, high-efficiency power delivery in mobile and AI edge devices-designed to replace discrete buck regulators while maintaining precision, speed, and configurability.
FAQ
What is the maximum continuous output current per phase for ISL91301BIIZ-T?
The ISL91301BIIZ-T delivers up to 4A continuous current per phase when VIN_SEL is tied to AVIN, supporting a 2.8V–5.5V input range. When VIN_SEL is tied to GND, the device operates across 2.5V–5.5V with 3A per phase capability. This dual-range configuration is confirmed in the FN8966 datasheet Section 2.4 and Table 1.
Does ISL91301BIIZ-T support Dynamic Voltage Scaling (DVS) on all four outputs?
Yes, ISL91301BIIZ-T supports independent DVS on all four outputs with programmable slew rates (default 3mV/µs). Each buck can be configured via I²C register writes or hardware DVS pins (e.g., DVS_PIN1/DVS_PIN0 in pin mode 0x4), as detailed in Sections 5.4 and 10 of the FN8966 datasheet.
What package type and dimensions does ISL91301BIIZ-T use?
ISL91301BIIZ-T uses a 42-ball WLCSP package measuring 2.570mm × 2.919mm with 0.4mm pitch (Pkg. Dwg # W6x7.42B). It is RoHS-compliant, moisture sensitivity level (MSL) 3, and requires Pb-free reflow per J-STD-020, per Ordering Information on page 7 of FN8966.
How does the R5 control architecture in ISL91301BIIZ-T improve transient response?
The R5 control architecture in ISL91301BIIZ-T enables ultra-fast transient response by eliminating external compensation and supporting seamless DCM/CCM transitions. It achieves ≤32µs recovery from an 8A load step with <44mV undershoot, as measured in Figure 14 of the FN8966 datasheet-critical for burst-mode AI workloads.
Can ISL91301BIIZ-T operate with both I²C and SPI interfaces simultaneously?
No, ISL91301BIIZ-T supports either I²C or SPI-not both simultaneously. The interface is selected via MPIO1: logic low enables SPI (SCK/MOSI/MISO/SS_B), logic high enables I²C (SCL/SDA), as defined in Table 2 (I/O Pin Mode) on page 10 of FN8966.
ISL91301BIIZ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- -
- Output Configuration:
- -
- Topology:
- -
- Output Type:
- -
- Number of Outputs:
- -
- Voltage - Input (Min):
- -
- Voltage - Input (Max):
- -
- Voltage - Output (Min/Fixed):
- -
- Voltage - Output (Max):
- -
- Current - Output:
- -
- Frequency - Switching:
- -
- Synchronous Rectifier:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
ISL91301BIIZ-T FAQ
1.How can I place an order for ISL91301BIIZ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL91301BIIZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL91301BIIZ-T reliable?
The price and inventory of ISL91301BIIZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL91301BIIZ-T is usually 5 days.
3.What payment methods are accepted for ISL91301BIIZ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL91301BIIZ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL91301BIIZ-T?
ISL91301BIIZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL91301BIIZ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL91301BIIZ-T?
For technical support, including ISL91301BIIZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL91301BIIZ-T requirements.
6.How does Aetrix verify that ISL91301BIIZ-T is sourced from the original manufacturer or authorized distributors?
All ISL91301BIIZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL91301BIIZ-T meets industry standards.
7.What is the process for return or replacement of ISL91301BIIZ-T?
All ISL91301BIIZ-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL91301BIIZ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL91301BIIZ-T part is unused and in its original packaging.
Return procedure for ISL91301BIIZ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL91301BIIZ-T Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
